Computer Architecture Project #2 Team 14


B03901089 Paul Wang, B03901116 Danny Wang

1 Team Work

- Paul Wang: Verilog Implementation.
- Danny Wang: Report.

2 Cache Controller

The cache controller is the most important part of this project. The following figure is the FSM of the cache controller.



There are five states in the FSM, controlling 4 control signals (write_back and mem_write are actually identical in this case). The functions of these signals are listed below:

- 1. mem_enable: controls the link between cache controller and memory.
- 2. write_back(mem_write): signals memory that a write-back is required.
- 3. cache_write_enable: controls the link between cache controller and cache sram.

The FSM is in the Idle-State most of the time. It starts working only when either read-miss or write-miss occurs. Then if the block to be replaced has its dirty bit set, the controller signals memory to write the block back to memory. After write-back is completed, the new block is then loaded from memory. And we can guarantee a hit for the current instruction. One thing worth noting is that, we have to send a stall signal to the entire pipeline when we are waiting for memory access in order to ensure the correctness of the pipeline execution.

Other important control signals can be derived by inputs and the three control signals listed above, some are listed below (others can be found in the source code.)

```
assign
                   = p1_MemRead_i | p1_MemWrite_i;
        p1_req
        p1_stall_o = ~hit & p1_req;
assign
// SRAM interface
        cache_sram_write = cache_we | write_hit;
assign
        cache_sram_tag
                         = {1'b1, cache_dirty, p1_tag};
assign
assign
        cache_sram_data
                          = (hit) ? w_hit_data : mem_data_i;
// memory interface
assign
        mem_addr_o
                      = (write_back) ?
              {sram_tag, p1_index, 5'b0} : {p1_tag, p1_index, 5'b0};
        write_hit
                      = hit & p1_MemWrite_i;
assign
                      = write_hit;
assign
        cache_dirty
// tag comparator
                      = sram_valid && (sram_tag == p1_tag);
assign
       hit
assign
        r_hit_data
                      = (hit) ? sram_cache_data : mem_data_i;
// read data : 256-bit to 32-bit
always@(p1_offset or r_hit_data) begin
  case (p1_offset[4:2])
    3'd0: p1_data <= r_hit_data[31:0];</pre>
```

3 Problems & Solutions

No significant problems occured throughout this project. However, one thing that separates this project from project 1 is that we've isolated data memory from the CPU, which is a big step closer to the reality. And through this process, we get to think of the possible hardware interface between CPU and memory as well as the data transfer protocols that are involved.