Part 1: FPGA Implementation

Block diagram & Description

Overall, the design circuit is implemented in a streaming fashion. Figure 1 shows an example where the circuit processes a stream of 4 input pixels in 4 clock cycles. When the circuit receives an input pixel, it will be multiplied with each value in the 3x3 filter shown in blue. Then the products are added to their corresponding output pixels circled in the 3x3 red rectangles. An output pixel value is not completed until one clock cycle after its bottom right pixel streams into the circuit, multiplied with the bottom right filter value and added to itself. This process is pipelined so that after a warm-up period of 2*514(padded image width)+1(padding)+3(filter width), the circuit is able to output one valid output pixel every clock cycle, except when it's receiving padding zeros at the end of each input image row.




Figure 1: Streaming input pixels

Schematic Overview

The block diagram of the FPGA circuit is shown in Figure 2. The design contains two main blocks, the Image Convolution Datapath and the Padded input image row, col index tracker, which are outlined with two light yellow boxes respectively. The input and output signals of the module are shown in green.

Peripheral signals

The entire circuit is operating on the same clock and receives the same reset signal (not shown in Figure 1). Input signals i_x, i_valid are buffered to ensure no valid input is missed, and output signals o_y, o_valid are also buffered to hold valid results. When the downstream module is not ready (I_ready==1'b0) but there is a valid (o_valid == 1'b1) output pixel in the output buffer, the Datapath and the index tracker will be stalled and the circuit will not be ready to accept new inputs (o_ready==1'b0) until the downstream module is ready again.

Image Convolution Datapath

_tab>____




Figure 2: FPGA implementation block diagram

The datapath includes a single 32-bit read-write port synchronous RAM of depth 512 (output image width) words implemented using an M20K block. Each RAM cell stores the partial results of two output pixels that are signed values of 16 bits. The datapath also includes 9 16-bit adders and 3 DSP blocks. Each DSP has 2 18x18 independent multipliers that accept 2 8-bit operands and output a 16-bit product. When valid input pixels stream into the circuit, the datapath multiply each buffered input pixel with the values in the first two columns of the 3x3 filter using the 3 DSPs. The 3x3 product buffers (red flip-flops in Figure 2) will map the second column products into its own second column, and the first column products into its own first and third columns as the filter is x-symmetric. In the next clock cycle, the buffered products will be added to the partial output pixel values stored in the 3x3 shift registers shown as blue flip-flops. At each clock cycle, the 3x3 shift registers shift the partial results from column to column so that the output pixels can get accumulated with all the products between itself or their neighboring pixels and the filter values. The first column of the 3x3 shift registers also loads partial results from the RAM while the last column sends the value of the first row to the output buffer and stores the values of the second and third rows back to the RAM. This essentially resembles how the red rectangle 3x3 box moves to the right at every clock cycle when there is a valid input pixel as shown in Figure 1.

Padded input image row, col index tracker

The column index of the padded input image is incremented by 1 when the circuit sees a valid buffered input pixel. It will be reset to 0 when it's at the end of a row and the row index will increase by one. The row and column indices are used to decide whether a valid output pixel can be provided in the next clock cycle. The column index is also used as read or write addresses to the RAM.

FPGA implementation results Simulation outputs

	Calculations	Result
ALM Utilization	ALM needed = 199 ALM unavailable = 47 199 – 47 = 152	152 / 427200 (<1%)
DSP Utilization	N.A	3 / 1518 (<1%)
M20K Utilization	N.A	1 / 2713 (<1%)
Maximum Operating Frequency	Worst Slack = -1.642ns 10^9 / (1+1.642) ~= 378.5M	378.5MHz
Cycles for Test 7a	Simulation time ~= 5284258ns Clock cycle length = 20ns 5284258 / 20 ~= 264213	264213 cycles
Dynamic Power for one module @ maximum frequency (W)	DSP Power = 0.34mW M20K Power = 0.63mW Combinational cell = 0.27mW Register cell = 0.44mW Fmax = 378.5MHz Simulation Fmax = 50MHz (0.3440.63+0.27+0.44) *378.5/50/1000 = 0.01272W	0.01272W
Throughput of one module (GOPS)	Fmax = 378.5MHz Cycles for Test 7a = 264213 Ops = 512 x 512 x (9+9) = 4718592 4718592 / 264213 * 378.5M = 6.75965 GOPS	6.75965 GOPS

Figure 3: Table 1. FPGA implementation results

The following simulation waveforms and results are from test 7a. The waveforms shown in Figures 3,4 capture the partial results before storing into the RAM and after loading from the RAM of the first valid output pixel and its final correct value. As it's a streaming pipelined design where all the output pixels are computed in the same way, only showing the final testbench pass result shown in Figure 6. and how the first output pixel is computed should be sufficient. The first output pixel of test 7a is dependent on the input pixels of the first three columns and rows of the padded input image. These 9 input pixels are [[0,0,0],[0,44,45],[0,44,44]]. As shown in Figure 3, the circuit is receiving input pixels at row=1. Given the edge filter in test 7a, the expected partial result should be 44*8+45*(-1)=307, which is exactly the value written into the RAM through the 'wr_upper' signal. As shown in Figure 4, the circuit is receiving input pixels at row=2 and the partial result 307 is successfully loaded from the RAM through the 'rd_upper' signal. The expected final result should 307+44*(-1)+44*(-1)=219, which is the exact value of o_y at the clock cycle when o_valid is high as shown in Figure 5. Figure 6 shows all the output pixel values match the expected values.

Part 2: Efficiency Comparisons

CPU convolution functions

The simple CPU convolution function (cpu_conv2d) iterates through all the filters stored in memory one by one. Iterates through all the filters are defined in put image in such as FILTER_SIZE number of products is the output image pixel value, which is stored into the corresponding output vectorized function (cpu_conv2d_v ectorized) is similar to the simple convolution function. The difference is that accumulate operations for each filter row. The sum of all the row accumulations is the output image pixel value. Iterated ded ($cpu_conv2d_multithreaded$, cpu_conv2d_v ectorized multithreaded), the filters are working in parallel, expressions as the filters are working in parallel, expressions are the filters are the f




Figure 4: Write 307 into RAM




Figure 5: Reading 307 from the RAM and accumulating new products on it to get 219, the final output

GPU convolution CUDA kernel

The kernel splits the zero-padded input image into multiple tiles of size 34x34, which are shared memories for the threads in the same tile to access and work in parallel. The filters are stored in a constant memory for fast access. After loading all the split padded input image data into their corresponding tiles, where the data of the same tile are loaded synchronously, all the threads in the same tile will be multiplying the filter values with the corresponding pixel values and store the product accumulations into the correct output image positions synchronously. There is no dependency across the tiles, so that the padded input image data are loaded and processed (multiply-accumulated with different filter values) asynchronously.

CPU differences

As shown in table 2, hand vectorized implementation is around 1.6x faster than the basic

```
VSIM 19> run -all
# Image width = 512, Image height = 512
#
# Pixel 0 matching! Expected: 219 Got: 219
```

Figure 6: The first output pixel value is 219




Figure 7: Passed the testbench

implementation when there is no optimization. This is because hand vectorized implementation uses dot product engines to do multiply-accumulate accumulations, which is more efficient than straight-forward '*', '+' operations used in the basic implementation. When the -O2 flag is high, the hand vectorized implementation is around 1.1-1.3x faster than the basic implementation. When the -O3 flag is high, we hardly see any improvements from the hand vectorized implementation, which is around 2x slower than the basic implementation. This is because when compiler optimizations are enabled, some vectorizing optimizations will be enabled (e.g. ftree vectorize) so that the hand-vectorized implementation loses its advantages. When -O3 is enabled, 1-thread and 4-thread implementation performances are compared for both basic and vectorized versions. When the number of threads increase from 1 to 4, the runtime of both basic and vectorized versions are reduced by around 3 to 4 times for filter numbers 4, 8 and 16.

Table 2: CPU and GPU runtime

	Runtime (ms)					
Filter #	1	4	16	64		
GPU	0.029995	0.0992019	0.373319	1.4955		
CPU (basic – no opt – 1 thread)	8.87822	35.477	142.034	567.643		
CPU (vectorized – no opt – 1 thread)	5.39382	21.4862	90.2207	348.405		
CPU (basic – O2 – 1 thread)	1.60637	6.36839	25.61	101.829		
CPU (vectorized – O2 – 1 thread)	1.26328	5.04155	23.0477	83.4966		
CPU (basic – O3 – 1 thread)	0.682404	2.71905	10.89	43.2622		
CPU (vectorized – O3 – 1 thread)	1.26105	5.04697	22.9792	83.4497		
CPU (basic – O3 – 4 threads)	0.739527	0.761724	2.9678	11.7565		
CPU (vectorized – O3 – 4 threads)	1.34084	1.19818	8.05229	22.1228		

Figure 8: CPU and GPU runtime

FPGA vs. GPU vs. CPU

I decided to derive GPU (20nm) performances by MOSFET scaling, which assumes power and area would be quadratically scaled with the size of transistors given a constant transistor power density. Assume the number of transistors remain the same, the capability doing parallel tasks will remain the same so that runtime will not change. The estimated throughput, throughput/W and throughput/mm² are listed in Table 3 below. As shown in Table 3, FPGA has the highest throughput are listed in Table 3 below. As shown in Table 3, FPGA has the highest throughput are listed by FPGA is 6 in stead of 9, which saves considerable amount of dyna.

	#Operations	Runtime (ms)	Throughput (GOPS)	Power (W)	Energy Efficiency (GOPS / W)	Die size (mm^2)	Area Efficiency (GOPS / mm^2)
FPGA (20nm)	64x512x512 <u>x(</u> 9+9)= 301989888	Cycles = 264213 Fmax = 378.5MHz 264213 * 378.5M/1000 = 0.6981	432.6176	64 * 0.01272 + (1704.48+ 0.19+ 2.72)/1000 = 2.52147	171.5736	~350	1.23605
GPU (28nm)	64x512x512 <u>x(</u> 9+9)= 301989888	1.49	202.6778	165	1.22835	396	0.51181
GPU (scaled 20nm)	64x512x512 <u>x(</u> 9+9)= 301989888	1.49	202.6778	165 * (20/ <u>28)^</u> 2 = 84.184	2.40757	396 * (20/ <u>28)^2</u> = 202.041	1.00315
CPU (22nm)	64x512x512 <u>x(</u> 9+9)= 301989888	11.7565	25.6871	84	0.30580	177	0.14512

Figure 9: Comparisons