|- ispLEVER Fitter Report File |- Version 2.1.00.02.49.20 (c)Copyright, Lattice Semiconductor 2002 -

Project_Summary

Project Name: untitled

Project Path: F:\ESE382-Lab\Lab6\P R Project Fitted on: Wed Mar 06 10:31:05 2024

Device: M4A5-64/32 Package: 44PLCC

Speed: -10

Partnumber: M4A5-64/32-10JC

Source Format: **EDIF**

// Project 'untitled' was Fitted Successfully! //

Compilation_Times

Reading/DRC 0 sec Partition 0 sec Place 0 sec Route 0 sec 0 sec

Jedec/Report generation

Fitter 00:00:00

Design_Summary

Total Input Pins: 6 2 Total Output Pins: Total Bidir I/O Pins: 0 Total Flip-Flops: Total Product Terms: 4 Total Reserved Pins: 0 Total Reserved Blocks: 0

Device_Resource_Summary

Total

Available Used Available Utilization

Dedicated Pins

Input-Only Pins Clock/Input Pins 0% I/O Pins 24 --> 25% Logic Macrocells 64 2 62 --> 3% Input Registers 32 0 32 --> Unusable Macrocells 0

CSM Outputs/Total Block Inputs 132 6 126 --> Logical Product Terms 316 --> 320 4

Product Term Clusters 64 2 62 --> 3%

[]♠

Blocks_Resource_Summary

~~~~~~~~~~~~

# of PT

I/O Inp Macrocells Macrocells logic clusters
Fanin Pins Reg Used Unusable available PTs available Pwr

| Maximum                                  | 33               | <br>}<br>        | 8 | 8                |   | - 1                  | 6 8              | 30 1                 | 6 -                  |
|------------------------------------------|------------------|------------------|---|------------------|---|----------------------|------------------|----------------------|----------------------|
| Block A<br>Block B<br>Block C<br>Block D | 0<br>0<br>0<br>6 | 2<br>4<br>0<br>2 | 0 | 0<br>0<br>0<br>2 | 0 | 16<br>16<br>16<br>14 | 0<br>0<br>0<br>4 | 16<br>16<br>16<br>14 | Hi<br>Hi<br>Hi<br>Hi |

<Note> Four rightmost columns above reflect last status of the placement process.

<Note> Pwr (Power) : Hi = High

Lo = Low.

Optimizer\_and\_Fitter\_Options

Pin Assignment: Yes
Group Assignment: No
Pin Reservation: No (1)
Block Reservation: No

@Ignore\_Project\_Constraints:
Pin Assignments:
No
Keep Block Assignment
Keep Segment Assignment
Group Assignments:
No
Macrocell Assignment:
No
Keep Block Assignment
Keep Segment Assignment
--

@Backannotate\_Project\_Constraints
Pin Assignments : No
Pin And Block Assignments : No
Pin, Macrocell and Block : No

@Timing Constraints: No

@Global\_Project\_Optimization :
Balanced Partitioning : Yes
Spread Placement : Yes

Note:

Pack Design:

Balanced Partitioning = No Spread Placement = No

Spread Design:

Balanced Partitioning = Yes Spread Placement = Yes

@Logic\_Synthesis:

Logic Reduction: Yes
Node Collapsing: Yes
D/T Synthesis: Yes
Clock Optimization: No

Input Register Optimization: Yes XOR Synthesis: Yes Max. P-Term for Collapsing: 16 Max. P-Term for Splitting: 16 Max. Equation Fanin: 32 Keep Xor: Yes

@Utilization\_options

Max. % of macrocells used: 100 Max. % of block inputs used : 100 Max. % of segment lines used : Max. % of macrocells used:

@Import\_Source\_Constraint\_Option No

@Zero\_Hold\_Time No

@Pull\_up No

#H0 @User Signature

@Output\_Slew\_Rate Default = Fast(2)

@Power Default = High(2)

#### **Device Options:**

<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not follow the drive level set for the Global Configure Unused I/O Option.

<Note> 2: For user-specified constraints on individual signals, refer to the Output, Bidir and Burried Signal Lists.

[]♠

#### Pinout\_Listing

| Pin |Blk |Assigned|

| Pin N                                                                                         | lo  Type  Pa | id  Pi  | in                                                                  | Signal name |  |
|-----------------------------------------------------------------------------------------------|--------------|---------|---------------------------------------------------------------------|-------------|--|
| 1   2   3   4   5   6   7   8   9   10   11   12   13   14   15   16   17   18   19   20   21 |              | * * * * | <br> <br> gn<br> an<br> <br> <br> <br> <br> a2<br> a1<br> b2<br> b1 |             |  |

```
22
      Vcc | |
23
      GND |
24
      I O | C7 |
25
      I_O | C6
26
      I_O | C5
27
      I_O | C4
28
      1 O | C3
29
      I O | C2
30
      I_O | C1 |
31
      I_O | C0 |
32
      JTAG | |
33
      CkIn | |
34
      GND |
35
      JTAG |
36
      I_O | D0 |
37
      I_O | D1 |
38
      I_O | D2 |
39
      I O | D3
      I_O | D4
40
41
      I O | D5
42
    | I O | D6 |
                    |y1
                    |y2
43
      1 O | D7 |
44
      Vcc | |
<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin: user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type:
      CkIn: Dedicated input or clock pin
      CLK: Dedicated clock pin
      INP: Dedicated input pin
      JTAG: JTAG Control and test pin
      NC: No connected
Input_Signal_List
          PR
       Pin re O Input
Pin Blk PTs Type e s E Fanout Pwr Slew
                                           Signal
15 B . I/O
                  ---D
                        Hi Fast
                                  a1
14 B . I/O
                  ---D
                       Hi Fast
                                  a2
 4 A . I/O
                 ---D
                       Hi Fast
                                  an
17 B . I/O
                  ---D
                       Hi Fast
                                  b1
16 B . I/O
                  ---D
                       Hi Fast
                                  b2
 3 A . I/O
                 ---D
                       Hi Fast
                                  gn
<Note> Power : Hi = High
         MH = Medium High
         ML = Medium Low
         Lo = Low
[♠
Output_Signal_List
```

PR

Pin re O Output

```
Pin Blk PTs Type e s E Fanout Pwr Slew
                                       Signal
42 D 2 COM
                   ---- Hi Fast
                                 у1
43 D 2 COM
                  ---- Hi Fast y2
<Note> Power : Hi = High
        MH = Medium High
        ML = Medium Low
        Lo = Low
Bidir_Signal_List
         PR
      Pin re O Bidir
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
<Note> Power : Hi = High
        MH = Medium High
        ML = Medium Low
        Lo = Low
Buried_Signal_List
         PR
      Pin re O Node
#Mc Blk PTs Type e s E Fanout Pwr Slew Signal
<Note> Power : Hi = High
        MH = Medium High
        ML = Medium Low
        Lo = Low
Signals_Fanout_List
Signal Source: Fanout List
     a1{ C}:
               y1{ D}
     b1{ C}:
               y1{ D}
     a2{ C}:
                y2{ D}
     b2{ C}:
                 y2{ D}
     gn{ B}:
                 y1{ D}
                              y2{ D}
    an{ B}:
                 y1{ D}
                              y2{ D}
<Note> {.} : Indicates block location of signal
Set_Reset_Summary
```

| Block A block level set pt : block level reset pt : Equations :      Block Block Signal   Reg  Mode  Set  Reset  Name ++++ |  |  |  |  |  |
|----------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
|                                                                                                                            |  |  |  |  |  |
| Block B block level set pt: block level reset pt: Equations:      Block Block  Signal   Reg  Mode  Set  Reset  Name ++++   |  |  |  |  |  |
|                                                                                                                            |  |  |  |  |  |
| Block C block level set pt: block level reset pt: Equations:      Block Block Signal   Reg  Mode  Set  Reset  Name ++++    |  |  |  |  |  |
| Block D block level set pt : block level reset pt : Equations :      Block Block Signal   Reg  Mode  Set  Reset  Name ++++ |  |  |  |  |  |
|                                                                                                                            |  |  |  |  |  |

<Note> (S) means the macrocell is configured in synchronous mode

- i.e. it uses the block-level set and reset pt.
- (A) means the macrocell is configured in asynchronous mode
- i.e. it can have its independant set or reset pt.
- (BS) means the block-level set pt is selected.
- (BR) means the block-level reset pt is selected.

[]♠

## BLOCK\_D\_LOGIC\_ARRAY\_FANIN

| ~~~~~~ |        | ~~~~~~ | ~~     |        |        |
|--------|--------|--------|--------|--------|--------|
| CSM    | Signal | Source | CSM    | Signal | Source |
|        |        |        |        |        |        |
| mx D0  |        | m      | x D17  |        |        |
| mx D1  | gn     | pin 3  | mx D18 |        |        |
| mx D2  |        | m      | x D19  |        |        |
| mx D3  | a2     | pin 14 | mx D20 | b1     | pin 17 |

| mx D4  |     | mx D21        |    |        |
|--------|-----|---------------|----|--------|
| mx D5  |     | mx D22        |    |        |
| mx D6  | b2  | pin 16 mx D23 |    |        |
| mx D7  |     | mx D24        | a1 | pin 15 |
| mx D8  |     | mx D25        |    |        |
| mx D9  |     | mx D26        |    |        |
| mx D10 |     | mx D27        |    |        |
| mx D11 |     | mx D28        |    |        |
| mx D12 | an  | pin 4 mx D29  |    |        |
| mx D13 |     | mx D30        |    |        |
| mx D14 | ••• | mx D31        |    |        |
| mx D15 |     | mx D32        |    |        |
| mx D16 |     |               |    |        |
|        |     |               |    |        |

<sup>&</sup>lt;Note> CSM indicates the mux inputs from the Central Switch Matrix.

## PostFit\_Equations

~~~~~~~~~~~~

P-Terms Fan-in Fan-out Type Name (attributes)

2	4	1	Pin	y1-		
2	4	1	Pin	y2-		
=====	===			•		
4	P-Term Total: 4					
Total Pins: 8						
Total Nodes: 0						
Average P-Term/Output: 2						

Equations:

Reverse-Polarity Equations:

<Note> Source indicates where the signal comes from (pin or macrocell). $\mathbb{I}_{\blacktriangle}$