xs3_to_BCD_CSOP.vhd

```
library IEEE;
 2
     use IEEE.std_logic_1164.all;
 3
     entity converter_xs3_bcd_selected is
 4
 5
          port(
 6
                p, q, r, s : in std_logic;
 7
                d, c, b, a : out std_logic
 8
 9
     end converter_xs3_bcd_selected;
10
11
12
13
     architecture CSOP of converter_xs3_bcd_selected is
14
     begin
    -- CSOP
15
16
17
          process(p, q, r, s)
18
          begin
                if (p = '1') and q = '0' and r = '1' and s = '1') or
19
                     (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '0') \text{ then}
20
21
                     d <= '1';
22
                elsif
23
                     (p = '0' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') \text{ or }
                     (p = '1' and q = '0' and r = '0' and s = '0') or
24
25
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') or
                     (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') \text{ then}
26
27
                     c <= '1';
28
                elsif
29
                     (p = '0') and q = '1' and r = '0' and s = '1') or
                     (p = '0' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
30
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
31
                     (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '1') \text{ then}
32
                     b <= '1';
33
34
                elsif
35
                     (p = '0' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '0') \text{ or}
                     (p = '0' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
36
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '0') \text{ or }
37
                     (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
38
                     (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '0') then
39
40
                     a <= '1';
41
                else
                     d <= 'Z';
42
                     c <= 'Z';
43
44
                     b <= 'Z';
45
                     a \le 'Z';
46
                end if;
47
48
          end process;
49
50
    end csop;
51
```