

Dongyun Lee

ID: 112794190

PreLab6: Testbenches for Combinational Designs

ESE382-L01

Bench #4

bcd_to_84_2_1_tb.vhd

```

1  -----
2  --
3  -- Title      : bcd_to_84_2_1 testbench
4  -- Design     :
5  -- Author     : Dongyun Lee
6  -- Company    : Stony Brook University
7  --
8  -----
9  --
10 -- File       : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated  : 2024-03-04 15:00:00
12 -- From      : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : testbench for bcd_to_84_2_1 using truth table with single process
testbench
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity bcd_to_84_2_1_tb is
26 end bcd_to_84_2_1_tb;
27
28 architecture tb_architecture of bcd_to_84_2_1_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal d, c, b, a : std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal p, q, r, s : std_logic;
34
35 begin
36     -- Unit Under Test port map
37     UUT : entity bcd_to_84_2_1
38     port map (
39         p => p, q => q, r => r, s => s,
40         d => d, c => c, b => b, a => a
41     );
42
43     verify : process
44     constant period : time := 20 ns;
45
46     begin
47
48         d <= '0';
49         c <= '0';
50         b <= '0';
51         a <= '0';
52         wait for period;
53         assert (p = '0' and q = '0' and r = '0' and s = '0')
54         report "Test failed for input combination 0000"
55         severity error;
56

```

```
57 d <= '0';
58 c <= '0';
59 b <= '0';
60 a <= '1';
61 wait for period;
62 assert (p = '0' and q = '1' and r = '1' and s = '1')
63 report "Test failed for input combination 0001"
64 severity error;
65
66 d <= '0';
67 c <= '0';
68 b <= '1';
69 a <= '0';
70 wait for period;
71 assert (p = '0' and q = '1' and r = '1' and s = '0')
72 report "Test failed for input combination 0010"
73 severity error;
74
75 d <= '0';
76 c <= '0';
77 b <= '1';
78 a <= '1';
79 wait for period;
80 assert (p = '0' and q = '1' and r = '0' and s = '1')
81 report "Test failed for input combination 0011"
82 severity error;
83
84 d <= '0';
85 c <= '1';
86 b <= '0';
87 a <= '0';
88 wait for period;
89 assert (p = '0' and q = '1' and r = '0' and s = '0')
90 report "Test failed for input combination 0100"
91 severity error;
92
93 d <= '0';
94 c <= '1';
95 b <= '0';
96 a <= '1';
97 wait for period;
98 assert (p = '1' and q = '0' and r = '1' and s = '1')
99 report "Test failed for input combination 0101"
100 severity error;
101
102 d <= '0';
103 c <= '1';
104 b <= '1';
105 a <= '0';
106 wait for period;
107 assert (p = '1' and q = '0' and r = '1' and s = '0')
108 report "Test failed for input combination 0110"
109 severity error;
110
111 d <= '0';
112 c <= '1';
113 b <= '1';
114 a <= '1';
115 wait for period;
116 assert (p = '1' and q = '0' and r = '0' and s = '1')
```

```
117     report "Test failed for input combination 0111"
118     severity error;
119
120     d <= '1';
121     c <= '0';
122     b <= '0';
123     a <= '0';
124     wait for period;
125     assert (p = '1' and q = '0' and r = '0' and s = '0')
126     report "Test failed for input combination 1000"
127     severity error;
128
129     d <= '1';
130     c <= '0';
131     b <= '0';
132     a <= '1';
133     wait for period;
134     assert (p = '1' and q = '1' and r = '1' and s = '1')
135     report "Test failed for input combination 1001"
136     severity error;
137
138     end process verify;
139 end tb_architecture;
140
```

control_tb.vhd

```

1  -----
2  --
3  -- Title       : control_tb
4  -- Design      : testbench
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : 2024-03-04 15:00:00
12 -- From       : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : testbench for control
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity control_tb is
26 end control_tb;
27
28 architecture tb_architecture of control_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal gn, an: std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal c0, c1 : std_logic;
34
35
36     type test_vector is record
37         gn : std_logic;
38         an : std_logic;
39         c0 : std_logic;
40         c1 : std_logic;
41     end record;
42
43     type test_vector_array is array (natural range <>) of test_vector;
44
45
46     constant test_vectors : test_vector_array := (
47         --      gn,   an,   c0,   c1
48         ( '0', '0', '1', '0'),
49         ( '0', '1', '0', '1'),
50         ( '1', '0', '0', '0'),
51         ( '1', '1', '0', '0')
52     );
53
54     -- time between application of input stimulus vectors
55     --constant period : time := 20ns;
56
57 begin

```

```
58 -- Unit Under Test port map
59 UUT : entity control
60 port map (
61     gn => gn, an => an, c0 => c0, c1 => c1
62 );
63
64 verify: process
65 begin
66     for i in test_vectors'range loop
67         gn <= test_vectors(i).gn;
68         an <= test_vectors(i).an;
69         c0 <= test_vectors(i).c0;
70         c1 <= test_vectors(i).c1;
71         wait for 20 ns;
72         assert (gn = test_vectors(i).gn) and (an = test_vectors(i).an) and (c0 =
test_vectors(i).c0) and (c1 = test_vectors(i).c1)
73             report "test vector " & integer'image(i) & " failed" & " for input gn = " &
std_logic'image(gn) & " and an = " & std_logic'image(an)
74             severity error;
75     end loop;
76
77     --std.env.finish;    --stop simulation
78 end process;
79
80 end tb_architecture;
81
```

route_tb.vhd

```

1  -----
2  --
3  -- Title       : route_tb
4  -- Design      : testbench
5  -- Author       : Dongyun Lee
6  -- Company      : Stony Brook University
7  --
8  -----
9  --
10 -- File         : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated    : 2024-03-04 15:00:00
12 -- From         : interface description file
13 -- By           : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description  : testbench for route using record
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity route_tb is
26 end route_tb;
27
28 architecture tb_architecture of route_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal a, ae, b, be: std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal y : std_logic;
34
35
36     type test_vector is record
37         a : std_logic;
38         ae : std_logic;
39         b : std_logic;
40         be : std_logic;
41         y : std_logic;
42
43     end record;
44
45     type test_vector_array is array (natural range <>) of test_vector;
46
47
48     constant test_vectors : test_vector_array := (
49     --      a,    ae,    b,    be,    y
50         ('0', '0', '0', '0', '1'),
51         ('0', '0', '0', '1', '1'),
52         ('0', '0', '1', '0', '1'),
53         ('0', '0', '1', '1', '0'),
54         ('0', '1', '0', '0', '1'),
55         ('0', '1', '0', '1', '1'),
56         ('0', '1', '1', '0', '1'),
57         ('0', '1', '1', '1', '0'),

```

```
58      ('1', '0', '0', '0', '1'),
59      ('1', '0', '0', '1', '1'),
60      ('1', '0', '1', '0', '1'),
61      ('1', '0', '1', '1', '0'),
62      ('1', '1', '0', '0', '0'),
63      ('1', '1', '0', '1', '0'),
64      ('1', '1', '1', '0', '0'),
65      ('1', '1', '1', '1', '0')
66  );
67
68  -- time between application of input stimulus vectors
69  --constant period : time := 20ns;
70
71  begin
72      -- Unit Under Test port map
73      UUT : entity route
74      port map (
75          a => a, ae => ae, b => b, be => be, y => y
76      );
77
78      verify: process
79      begin
80          for i in test_vectors'range loop
81              a <= test_vectors(i).a;
82              ae <= test_vectors(i).ae;
83              b <= test_vectors(i).b;
84              be <= test_vectors(i).be;
85              wait for 20 ns;
86              assert (a = test_vectors(i).a) and (ae = test_vectors(i).ae) and (b =
test_vectors(i).b) and (be = test_vectors(i).be)
87              report "test vector " & integer'image(i) & " failed" & " for input a = " &
std_logic'image(a) & " and ae = " & std_logic'image(ae) & " and b = " & std_logic'
image(b) & " and be = " & std_logic'image(be)
88              severity error;
89          end loop;
90
91          std.env.finish; --stop simulation
92      end process;
93
94  end tb_architecture;
95
```


control_route_mux_tb.vhd

```

1  -----
2  --
3  -- Title       : control_route_mux_tb
4  -- Design      : testbench
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : 2024-03-04 15:00:00
12 -- From       : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : testbench for control_route_mux without self checking
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity control_route_mux_tb is
26 end control_route_mux_tb;
27
28 architecture tb_architecture of control_route_mux_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal a2, a1, b2, b1, gn, an: std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal y2, y1 : std_logic;
34
35 begin
36     -- Instantiate the tested entity
37     UUT : entity data_selector
38     port map (
39         gn => gn, an => an, a2 => a2, a1 => a1, b2 => b2, b1 => b1, y2 => y2, y1
40         => y1
41     );
42
43     -- Stimulus process
44     verify : process
45     begin
46         for i in 0 to 2**6 - 1 loop -- 2^6 = 64
47             (gn, an, a2, a1, b2, b1) <= std_logic_vector(to_unsigned(i, 6));
48             wait for 10 ns;
49         end loop;
50         std.env.finish;
51     end process verify;
52
53 end tb_architecture;
54

```