```
1
2
   -- Title : control_route_mux
-- Design :
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated : 2024-03-04 15:00:00
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : using structual style
18
   ______
19 library ieee;
20 use ieee.std logic 1164.all;
21
22 entity route is
23 port(
24
      a : in std logic;
25
         ae : in std_logic;
26
         b : in std_logic;
         be : in std_logic;
27
          y : out std_logic
28
29
      );
30
31 end route;
32
33 architecture bool of route is
34 begin
35
       y <= not ((a and ae) or (b and be));
36 end bool;
37
38
39 library ieee;
40 use ieee std logic 1164.all;
41
42 entity control is
43
   port(
44
          gn, an : in std_logic;
45
          c0, c1 : out std_logic
46
      );
47 end control;
48
49 architecture csop of control is
50 begin
51
      c0 <= not gn and not an;
52
      c1 <= not gn and an;</pre>
53 end csop;
```

```
54
55
56 library ieee;
57 use ieee.std logic 1164.all;
58 use work.all;
59
60 entity data selector is
61
      port(
62
        a1, b1, a2, b2, gn, an : in std logic;
63
        y1, y2 : out std_logic
64
      );
65
        attribute loc : string;
66
         attribute loc of gn : signal is "P3";
         attribute loc of an : signal is "P4";
67
68
         attribute loc of a2 : signal is "P14";
69
        attribute loc of al : signal is "P15";
        attribute loc of b2 : signal is "P16";
70
         attribute loc of b1 : signal is "P17";
71
72
         attribute loc of y2 : signal is "P43";
         attribute loc of y1 : signal is "P42";
73
74 end data selector;
75
76 architecture structural of data selector is
77
      signal s1, s2 : std_logic;
78 begin
79
      u1: entity control port map (gn => gn, an => an, c0 => s1, c1 => s2);
80
      u2: entity route port map (a \Rightarrow a1, ae \Rightarrow s1, b \Rightarrow b1, be \Rightarrow s2, y \Rightarrow y1
    );
      u3: entity route port map (a \Rightarrow a2, ae \Rightarrow s1, b \Rightarrow b2, be \Rightarrow s2, y \Rightarrow y2
81
82
    end structural;
83
```