
Module : 'xs3_to_bcd_lut'

Input files:

ABEL PLA file : xs3_to_bcd_lut.tt3

Device library : P22V10GC.dev

Output files:

Report file : xs3_to_bcd_lut.rpt

Programmer load file : xs3_to_bcd_lut.jed



P22V10GC Programmed Logic:

```
d = ( p & q
    # !p & !q & !r
    # p & r & s
    # !p & !q & !s );
```

```
c = ( !q & !r
    # q & r & s
    # !q & !s );
```

```
b = ( !r & s
    # r & !s );
```

```
a = ( !s );
```



P22V10GC Chip Diagram: (PLCC package)

P22V10GC

q p d c

/-----																	
/ 4 3 2 1				28 27 26													
r	5				25 b												
	6				24 a												
s	7				23												
	8				22												
	9				21												
	10				20												
	11				19												
	12 13 14 15				16 17 18												

SIGNATURE: N/A



P22V10GC

1			28 Vcc		
2			27 d		
p	3		26		c
q	4		25		b
r	5		24		a
s	6		23		
7			22		
8			21		
9			20		
10			19		
11			18		
12			17		
13			16		



SIGNATURE: N/A



Page 5

ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Feb 21 09:30:28 2024

P22V10GC Resource Allocations:

Device Resources	Resource Available	Design Requirement	Unused
Input Pins:			
Input:	12	4	8 (66 %)
Output Pins:			
In/Out:	10	4	6 (60 %)
Output:	-	-	-
Buried Nodes:			
Input Reg:	-	-	-
Pin Reg:	10	0	10 (100 %)
Buried Reg:	-	-	-



Page 6

ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Feb 21 09:30:28 2024

P22V10GC Product Terms Distribution:

Signal Name	Pin Assigned	Terms Used	Terms Max	Terms Unused
d	27	4	8	4
c	26	3	10	7
b	25	2	12	10
a	24	1	14	13

==== List of Inputs/Feedbacks =====

Signal Name	Pin	Pin Type
p	3	INPUT
q	4	INPUT
r	5	INPUT
s	6	INPUT



P22V10GC Unused Resources:

Pin Number	Pin Type	Product Terms	Flip-flop Type
=====	=====	=====	=====
7	INPUT	-	-
9	INPUT	-	-
10	INPUT	-	-
11	INPUT	-	-
12	INPUT	-	-
13	INPUT	-	-
16	INPUT	-	-
17	BIDIR	NORMAL 8	D
18	BIDIR	NORMAL 10	D
19	BIDIR	NORMAL 12	D
20	BIDIR	NORMAL 14	D
21	BIDIR	NORMAL 16	D
23	BIDIR	NORMAL 16	D