

### D-flip-flop waveform




Qff copy d at rising clock edge.

### D-latch waveform




Ql copy d when le\_bar = '0'.

### Latch vs. flipflop waveform




Qff copy d when rising clock edge and ql copy d when clock = '0'.

### Sketch of the verification waveform




#### waveform




When en = '1' and rst\_bar = '1' q copy d when rising clock edge.

### Sketch of the verification waveform




#### Waveform



Rst\_bar is the only asynchronous input. When rst\_bar = '0' all the bits of the shift register are 0s. The output loads four bits of input on a rising clock edge when load = '1'.

### Waveform



When either e1\_bar = '1' and e2 = '0', the output must be all 0s. When le\_bar = '0' e1\_bar = '0' and e2 = '1' then the output y is as expected on the truth table. When le\_bar = '1', the output stays the same (as it is shown for y = "00010000".