3/5/24, 6:14 PM control_tb.vhd

control_tb.vhd

```
1 | -----
 2
 3
   -- Title : control tb
                  : testbench
   -- Design
 4
   -- Design : testbench

-- Author : Dongyun Lee

-- Company : Stony Brook University
 5
 7
 8
 9
   -- File : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
10
   -- Generated : 2024-03-04 15:00:00
11
12
   -- From : interface description file
13
   -- By
                  : Itf2Vhdl ver. 1.22
14
15
16
17
    -- Description : testbench for control
18
19
20
   library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25
   entity control_tb is
26
   end control_tb;
27
28
   architecture tb architecture of control tb is
29
30
        -- Stimulus signals - signals mapped to the inputs of tested entity
31
        signal gn, an: std_logic;
32
        -- Observed signals - signals mapped to the outputs of tested entity
33
        signal c0, c1 : std_logic;
34
35
36
        type test_vector is record
37
            gn : std_logic;
38
            an : std_logic;
39
            c0 : std_logic;
40
            c1 : std_logic;
41
        end record;
42
43
        type test_vector_array is array (natural range <>) of test_vector;
44
45
46
        constant test_vectors : test_vector_array := (
47
              gn, an, c0, c1
            ( '0', '0', '1', '0'),
48
            ( '0', '1', '0', '1'),
( '1', '0', '0', '0'),
( '1', '1', '0', '0')
49
50
51
52
            );
53
54
        -- time between application of input stimulus vectors
55
        --constant period : time := 20ns;
56
57
   begin
```

```
58
         -- Unit Under Test port map
59
        UUT : entity control
60
         port map (
61
                  gn \Rightarrow gn, an \Rightarrow an, c0 \Rightarrow c0, c1 \Rightarrow c1
62
63
64
         verify: process
65
         begin
66
         for i in test_vectors'range loop
67
             gn <= test_vectors(i).gn;</pre>
68
             an <= test_vectors(i).an;</pre>
69
             c0 <= test_vectors(i).c0;</pre>
             c1 <= test_vectors(i).c1;</pre>
70
             wait for 20 ns;
71
             assert (gn = test_vectors(i).gn) and (an = test_vectors(i).an) and (c0 =
72
    test_vectors(i).c0) and (\overline{c}1 = \text{test\_vectors(i).c1})
             report "test vector " & integer'image(i)& " failed" & " for input gn = " &
73
    std_logic'image(gn) & " and an = " & std_logic'image(an)
74
             severity error;
75
        end loop;
76
77
             --std.env.finish; --stop simulation
78
         end process;
79
80
    end tb_architecture;
81
```