

Dongyun Lee

ID: 112794190

PreLab3: Dataflow Style Combinational Design – XS3  
to BCD Code Converter

ESE382-L01

Bench #4

## Task1

2/13/24, 4:28 PM

xs3\_to\_BCD\_CSOP.vhd

### xs3\_to\_BCD\_CSOP.vhd

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity converter_xs3_bcd_selected is
5      port(
6          p, q, r, s : in std_logic;
7          d, c, b, a : out std_logic
8      );
9  end converter_xs3_bcd_selected;
10
11
12
13  architecture CSOP of converter_xs3_bcd_selected is
14  begin
15      -- CSOP
16
17      process(p, q, r, s)
18      begin
19          if (p = '1' and q = '0' and r = '1' and s = '1') or
20             (p = '1' and q = '1' and r = '0' and s = '0') then
21              d <= '1';
22          elsif
23              (p = '0' and q = '1' and r = '1' and s = '1') or
24              (p = '1' and q = '0' and r = '0' and s = '0') or
25              (p = '1' and q = '0' and r = '0' and s = '1') or
26              (p = '1' and q = '0' and r = '1' and s = '0') then
27                  c <= '1';
28          elsif
29              (p = '0' and q = '1' and r = '0' and s = '1') or
30              (p = '0' and q = '1' and r = '1' and s = '0') or
31              (p = '1' and q = '0' and r = '0' and s = '1') or
32              (p = '1' and q = '0' and r = '1' and s = '1') then
33                  b <= '1';
34          elsif
35              (p = '0' and q = '1' and r = '0' and s = '0') or
36              (p = '0' and q = '1' and r = '1' and s = '0') or
37              (p = '1' and q = '0' and r = '0' and s = '0') or
38              (p = '1' and q = '0' and r = '1' and s = '0') or
39              (p = '1' and q = '1' and r = '0' and s = '0') then
40                  a <= '1';
41          else
42              d <= 'Z';
43              c <= 'Z';
44              b <= 'Z';
45              a <= 'Z';
46          end if;
47      end process;
48
49      end csop;
50  end csop;
51
```

Task2

**xs3\_to\_BCD\_CPOS.vhd**

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity converter_xs3_bcd_cpos is
5      port(
6          p, q, r, s : in std_logic;
7          d, c, b, a : out std_logic
8      );
9  end converter_xs3_bcd_cpos;
10
11 -- CP0S
12
13 architecture CP0S of converter_xs3_bcd_cpos is
14 begin
15     -- CP0S
16
17     -- Output d
18     d <= (p or q or not r or not s) and (p or not q or r or s) and (p or not q or r
19 or not s) and
19     (p or not q or not r or s) and (p or not q or not r or not s) and (not p
20 or q or r or s) and
20     (not p or q or r or not s) and (not p or q or not r or s);
21
22     -- Output c
23     c <= (p or q or not r or not s) and (p or not q or r or s) and (p or not q or r
24 or not s) and
24     (p or not q or not r or s) and (not p or q or not r or not s) and (not p
25 or q or not r or not s) and
25     (not p or not q or r or s);
26
27     -- Output b
28     b <= (p or q or not r or not s) and (p or not q or r or s) and (p or not q or
29 not r or not s) and
29     (not p or q or r or s) and (not p or q or not r or not s) and (not p or
30 not q or r or s);
31
32     -- Output a
33     a <= (p or q or not r or not s) and (p or not q or r or not s) and (p or not q
34 or not r or not s) and
34     (not p or q or r or not s) and (not p or q or not r or not s);
35 end cpos;
36
```