Dongyun Lee

ID: 112794190

Lab4: Dataflow Style Combinational Design Using Table Lookup – XS3 to BCD Code Converter

ESE382-L01

Bench #4

xs3_to_BCD_selected.vhd

```
1
   library ieee;
 2
   use ieee.std logic 1164.all;
 3
 4
   entity xs3_to_BCD_selected is
 5
        port (
 6
            p, q, r, s : in std_logic;
 7
            d, c, b, a : out std logic
 8
        );
9
   end entity xs3_to_BCD_selected;
10
11
    architecture selected of xs3_to_BCD_selected is
12
        signal temp : std logic vector(3 downto 0);
13
   beain
14
15
        (b, c, d, a) <= temp;
16
17
        with std_logic_vector'(p, q, r, s) select
18
            temp <= "0000" when "0011",
                    "0001" when "0100",
19
                    "0010" when "0101",
20
21
                    "0011" when "0110",
22
                    "0100" when "0111",
23
                    "0101" when "1000".
                    "0110" when "1001",
24
25
                    "0111" when "1010",
26
                    "1000" when "1011".
27
                    "1001" when "1100",
                    "----" when others;
28
29
30
        -- with std_logic_vector'(p, q, r, s) select
31
              d <= '0' when "0011" | "0100" | "0101" | "0110" | "0111" | "1000" | "
    1001" | "1010",
                    '1' when "1011" | "1100",
32
                    '-' when others;
33
34
        -- with std_logic_vector'(p, q, r, s) select
35
               c \le 0 when "0011" | "0100" | "0101" | "0110" | "1011" | "1100",
36
                    '1' when "0111" | "1000" | "1001" | "1010",
37
38
                    '-' when others;
39
        -- with std_logic_vector'(p, q, r, s) select
40
               b <= '0' when "0011" | "0100" | "0111" | "1000" | "1011" | "1100",
41
                    '1' when "0101" | "0110" | "1001" | "1010",
42
                    '-' when others;
43
44
        -- with std_logic_vector'(p, q, r, s) select
45
               a <= '0' when "0011" | "0101" | "0111" | "1001" | "1011",
46
                    '1' when "0100" | "0110" | "1000" | "1010" | "1100",
47
48
                    '-' when others;
49
50
51 end architecture selected;
```

xs3_to_BCD_conditional.vhd

```
library ieee;
 2
    use ieee.std_logic_1164.all;
 3
    entity xs3_to_BCD_conditional is
 4
 5
          port (
 6
               p, q, r, s : in std_logic;
 7
               d, c, b, a : out std_logic
 8
9
     end entity xs3_to_BCD_conditional;
10
     architecture conditional of xs3_to_BCD_conditional is
11
12
     begin
         d \le '1' when p = '1' and q = '0' and r = '1' and s = '1' else
13
                    '1' when p = '1' and q = '1' and r = '0' and s = '0' else
14
                    '-' when (p = '0') and q = '0' and r = '0' and s = '0') or
15
                             (p = '0' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
16
                              (p = '0' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
17
18
                              (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
19
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') \text{ else}
20
                    '0':
21
22
          c \le '1' when p = '0' and q = '1' and r = '1' and s = '1' else
23
                    '1' when p = '1' and q = '0' and r = '0' and s = '0' else
24
25
                    '1' when p = '1' and q = '0' and r = '0' and s = '1' else
                    '1' when p = '1' and q = '0' and r = '1' and s = '0' else
26
                    '-' when (p = '0') and q = '0' and r = '0' and s = '0') or
27
28
                              (p = '0') and q = '0' and r = '0' and s = '1') or
29
                              (p = '0' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
                              (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
30
31
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
32
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') \text{ else}
                    '0';
33
34
35
          b \le 1' when p = 0' and q = 1' and r = 0' and s = 1' else
                    '1' when p = '0' and q = '1' and r = '1' and s = '0' else
36
                    '1' when p = '1' and q = '0' and r = '0' and s = '1' else
37
                    '1' when p = '1' and q = '0' and r = '1' and s = '0' else
38
                    '-' when (p = '0') and q = '0' and r = '0' and s = '0') or
39
                              (p = '0' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
40
                              (p = '0') and q = '0' and r = '1' and s = '0') or
41
                              (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
42
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
43
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') \text{ else}
44
                    '0':
45
46
          a \le '1' when p = '0' and q = '1' and r = '0' and s = '0' else
47
48
                    '1' when p = '0' and q = '1' and r = '1' and s = '0' else
                    '1' when p = '1' and q = '0' and r = '0' and s = '0' else
49
                    '1' when p = '1' and q = '0' and r = '1' and s = '0' else
50
                    '1' when p = '1' and q = '1' and r = '0' and s = '0' else
51
                    '-' when (p = '0') and q = '0' and r = '0' and s = '0') or
52
                             (p = '0' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
53
                              (p = '0') and q = '0' and r = '1' and s = '0') or
54
                              (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
55
                              (p = '1' and q = '1' and r = '1' and s = '0') or
56
                              (p = '1' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') \text{ else}
```

58 ond architecture conditional;

xs3_to_BCD_LUT.vhd

```
1 | library ieee;
    use ieee.std_logic_1164.all;
 2
   use ieee.numeric std.all;
 4
 5
    entity xs3_to_BCD_LUT is
        port( p, q, r, s : in std_logic;
 6
 7
             d, c, b, a : out std_logic);
    end entity xs3 to BCD LUT;
8
9
10
    architecture table_lookup of xs3_to_BCD_LUT is
11
12
        subtype LUT_out is std_logic_vector(3 downto 0);
13
14
        type truth_table is array (0 to 15) of std_logic_vector(3 downto 0);
15
16
        constant xs3_to_BCD_LUT_out : truth_table := (
             "----", "----", "----", "0000",
17
            "0001", "0010", "0011", "0100", "0101", "0110", "0111", "1000", "1001", "----", "----", "----"
18
19
20
21
        );
22
23
   begin
24
25
        d <= xs3_to_BCD_LUT_out(to_integer(unsigned'(p, q, r, s)))(0);</pre>
26
        c <= xs3_to_BCD_LUT_out(to_integer(unsigned'(p, q, r, s)))(1);</pre>
27
        b <= xs3_to_BCD_LUT_out(to_integer(unsigned'(p, q, r, s)))(2);</pre>
28
        a <= xs3 to BCD LUT out(to integer(unsigned'(p, q, r, s)))(3);
29
30 end architecture table_lookup;
```