

```

1  -----
2  --
3  -- Title       : xs3_to_BCD_case_vect
4  -- Design      : xs3_to_BCD_case_vect
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : Sun Feb 25 18:09:46 2024
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : converts a 4-bit Excess-3 (XS-3) input (p, q, r, s) to its
18 --               corresponding Binary-Coded Decimal (BCD) output (d, c, b, a) using a case
19 --               statement for the mapping.
20 --               using vectors instead of scalars.
21 -----
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use ieee.numeric_std.all;
25
26 entity converter_xs3_bcd is
27     port ( pqr : in  std_logic_vector(3 downto 0);
28           dcba : out std_logic_vector(3 downto 0)
29     );
30 end entity converter_xs3_bcd;
31
32 architecture xs3_bcd_case_vect of converter_xs3_bcd is
33 begin
34     casey : process (pqr)
35     begin
36         case pqr is
37             when "0011" => dcba <= "0000";
38             when "0100" => dcba <= "0001";
39             when "0101" => dcba <= "0010";
40             when "0110" => dcba <= "0011";
41             when "0111" => dcba <= "0100";
42             when "1000" => dcba <= "0101";
43             when "1001" => dcba <= "0110";
44             when "1010" => dcba <= "0111";
45             when "1011" => dcba <= "1000";
46             when "1100" => dcba <= "1001";
47             when others => dcba <= "----";
48         end case;
49     end process;
50 end architecture xs3_bcd_case_vect;

```