```
1
2
    -- Title : two_level_gate_tb
-- Design : two_level_gate_circuit
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
8
    ______
9
10
    -- File
    -- Generated : Thu Mar 14 15:52:39 2\overline{0}24
11
   -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
    -- By
14
    - -
    ______
15
16
17
    -- Description : testbench for two level gates, using record.
18
19
20
21 library ieee;
22 use ieee.std_logic_1164.all;
23 use ieee.numeric_std.all;
24
   use work.all;
25
26
27
28
    entity two_level_gate_tb is
29
    end two_level_gate_tb;
30
31
32
   architecture testbench of two_level_gate_tb is
        -- stimulus signals
33
34
        signal a, b, c : std_logic;
        -- observed signals
35
36
        signal s1, f : std_logic;
37
38
        type test_vector is record
39
            a, b, c, s1, f : std_logic;
40
        end record;
41
42
        type test vector array is array (natural range <>) of test vector;
43
44
        constant test vectors : test vector array := (
45
        -- a b c s1 f
             ('0', '0', '0',
                              '0', '0'),
46
             ('0', '0', '1',
                             '0', '1'),
47
            ('0', '1', '0', '0', '0'), ('0', '1'), ('1', '0', '0', '0'), ('1', '0', '0', '0', '0'), ('1', '0', '1', '1'), ('1', '1', '1', '1', '1', '1'), ('1', '1', '1', '1', '1', '1'), ('1', '1', '1', '1', '1', '1'),
48
49
50
51
52
53
54
55
56
```

```
57
58
     begin
            UUT : entity two_level_gate
59
60
                  port map (
                        a \Rightarrow a, b \Rightarrow b, c \Rightarrow c, f \Rightarrow f
61
62
63
64
            verify: process
65
            begin
                  for i in test_vectors'range loop
    a <= test_vectors(i).a;
    b <= test_vectors(i).b;
    c <= test_vectors(i).c;
    s1 <= test_vectors(i).s1;</pre>
66
67
68
69
70
                       f <= test_vectors(i).f;
wait for 20ns;</pre>
71
72
73
                        assert (a = test vectors(i).a) and (b = test vectors(i).b)
      and (c = test \ vectors(i).c) and (s1 = test \ vectors(i).s1) and (f = test \ vectors(i).s1)
      test vectors(i).f)
      report "test_vector " & integer'image(i) & "failed" & " for
input a = " & std_logic'image(a) & " b = " & std_logic'image(b) & " c =
74
      " & std_logic'image(c)
75
                        severity error;
                  end loop;
76
77
78
                  std.env.finish;
79
                  end process;
80
81
82
83
84
     end testbench;
85
```