```
1
2
   -- Title : dff_en
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : X:\ESE382-Lab\Lab8\prelab8\prelab8\src\dff_en.vhd
11 -- Generated : Tue Mar 26 14:56:15 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23
24 entity dff en is
25
     port (
     d
26
             : in std_logic; -- data input
      clk : in std_logic; -- clock input
en : in std_logic; -- enable input
rst_bar : in std_logic; -- asynchronous reset
27
28
29
30
      q : out std_logic -- output
31
     );
32
   end dff_en;
33
34 architecture behavioral of dff_en is
35 begin
36
       flipflop: process (clk, rst bar)
37
       begin
38
          if rst bar = '0' then
39
             q <= '0';
40
          elsif rising edge(clk) then
41
              if en = 11 then
42
                 q \ll d;
43
              end if;
44
45
          end if;
46
       end process;
47 end behavioral;
48
49
50
```