```
1
   ______
2
  -- Title : half_adder
-- Design : Lab01_half_adder
-- Author : ESDL User
-- Company : Stony Brook
3
7
   ______
8
9
10 -- File
   F:\ESE382-Lab\Lab1\Lab01 half adder\Lab01 half adder\src\half adder.vhd
11 -- Generated : Wed Jan 31 09:02:10 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
   ______
15
16
17 -- Description :
18 --
19 -----
20
21 --{{ Section below this comment is automatically maintained
22 -- and may be overwritten
23 --{entity {half adder} architecture {dataflow}}
24
25 library IEEE;
26 use IEEE.std logic 1164.all;
27
28 entity half_adder is
29
       port(
30
          a : in STD LOGIC;
31
           b : in STD_LOGIC;
32
          carry_out : out STD_LOGIC;
33
           sum : out STD_LOGIC
34
35 end half_adder;
36
37
  --}} End of automatically maintained section
38
39 architecture dataflow of half adder is
40 begin
41
42
      sum <= (not a and b) or (a and not b);</pre>
43
      carry out <= a and b;</pre>
44
45 end dataflow;
46
```