```
-- Jed2svhdl, ispLEVER version 2.01
2
    -- Header :
3
          File Name :
4
             half adder
    - -
5
          Circuit Name :
    _ _
6
    - -
          half adder
7
    -- Last Update :
8
    _ _
          Wed Feb 07 09:50:31 2024
    -- Device Information :
9
         PLD Type P22V10GC
10
        PLD Type P22V10GC
Manufacturer and Part Information :
11
12
    _ _
         LAT ISPGAL22V10C-10LJ GAL
       Delay Model Selected :MAX
13
14
          Jedec Information :
15
    -- ispLEVER Classic 2.1.00.02.49.20 Lattice Semiconductor Corp.
16
    -- JEDEC file for: P22V10GC V1.1
17
    -- Created on: Wed Feb 07 09:50:30 2024
18
19
    - -
20
    -- endHeader
21
22
    LIBRARY j2svlib;
23
    USE j2svlib.j2svlib.all;
24
    LIBRARY IEEE;
25
    USE IEEE.std logic 1164.all;
26
    USE std.textio.all;
                              27
28
29
                   MAIN PLD NETLIST MODULE
30
    ______
31
32
33
    ENTITY half_adder IS
34
       GENERIC (
35
    -- Delay Parameters:
36
         MAX delay used
37
           tpLH09 : time := 0 ns;
38
           tpHL09 : time := 0 ns;
           tpLH11 : time := 0 ns;
39
40
           tpHL11 : time := 0 ns;
41
           tpLH iob : time := 0 ns;
42
           tpHL iob : time := 0 ns;
43
           tpLH\overline{0}3 : time := 0 ns;
44
           tpHL03 : time := 0 ns;
45
           tpLH05 : time := 0 ns;
46
           tpHL05 : time := 0 ns;
47
           tpLH inco lump : time := 10 ns;
48
           tpHL_inco_lump : time := 10 ns;
49
           tpLH oe : time := 0 ns;
50
           tpHL oe : time := 0 ns;
51
           tpLH oe pterm : time := 10 ns;
52
           tpHL oe pterm : time := 10 ns;
53
           t_preset : time := 0 ns;
           t reset : time := 13 ns;
54
55
           t_cnt : time := 10 ns;
56
           T ckout : time := 7 ns;
57
           t setup : time := 7 ns;
```

```
58
             t hold : time := 0 \text{ ns};
59
                    : time := 7 ns;
             t co
                     : time := 3 ns;
60
             t cf
61
             tpLH fo lump : time:= 4 ns;
             tpHL fo lump : time := 4 ns);
62
63
        PORT (
64
65
         PINO2: IN STD LOGIC := '0';
         a: IN STD LOGIC := '0';
66
         b: IN STD_LOGIC := '0';
67
68
         PIN05: IN STD_LOGIC := '0';
69
         PIN06: IN STD LOGIC := '0';
70
         PIN07: IN STD LOGIC := '0';
71
         PIN09: IN STD LOGIC := '0';
72
         PIN10: IN STD LOGIC := '0';
73
         PIN11: IN STD LOGIC := '0';
74
         PIN12: IN STD LOGIC := '0';
         PIN13: IN STD_LOGIC := '0';
75
76
         PIN16: IN STD_LOGIC := '0';
77
         PIN17: INOUT STD_LOGIC;
78
         PIN18: INOUT STD LOGIC;
79
         PIN19: INOUT STD LOGIC;
         PIN20: INOUT STD LOGIC;
80
         PIN21: INOUT STD LOGIC;
81
         PIN23: INOUT STD_LOGIC;
82
83
         PIN24: INOUT STD_LOGIC;
84
         PIN25: INOUT STD LOGIC;
85
         carry out: OUT STD LOGIC;
86
         sum: OUT STD LOGIC);
87
88
     -- Pin Assignments:
89
         -- alias PINO3 is: STD LOGIC a;
90
         -- alias PINO4 is: STD_LOGIC b;
91
         -- alias PIN26 is: STD_LOGIC carry_out;
92
         -- alias PIN27 is: STD LOGIC sum;
93
94
     END half_adder;
95
96
     ARCHITECTURE structure OF half_adder IS
97
98
     -- Signal Declaration :
99
        SIGNAL
                 sum ODUMMY, carry out ODUMMY, NODE30 ob, NODE30 o,
100
                 NODE29 ob, NODE29 o, FO OUTREG25 o, FO OUTREG24 o,
101
                 FO OUTREG23 o, FO OUTREG21 o, FO OUTREG20 o, FO OUTREG19 o,
102
                 FO OUTREG18 o, FO OUTREG17 o, NODE38 ob, NODE38 o, NODE37 ob,
103
                 NODE37 o, NODE36 ob, NODE36 o, NODE35 ob, NODE35 o,
                 NODE34_ob, NODE34_o, NODE33_ob, NODE33_ob, NODE32_ob, NODE32_ob,
104
105
                 NODE31_ob, NODE31_o, OUTREG25_ob, OUTREG25_o, OUTREG24_ob,
106
                 OUTREG24 o, OUTREG23 ob, OUTREG23 o, OUTREG21 ob, OUTREG21 o,
107
                 OUTREG20 ob, OUTREG20 o, OUTREG19 ob, OUTREG19 o, OUTREG18 ob,
108
                 OUTREG18 o, OUTREG17 ob, OUTREG17 o, O20 CKDR o, ST027 o,
                 ST026 o, PT011 484 o, PT003 132 o, PT002 88 o, INBUF27 ob,
109
                 INBUF27_o, INBUF26_ob, INBUF26_o, INBUF16_ob, INBUF16_o, INBUF13_ob, INBUF13_ob, INBUF12_ob, INBUF12_o, INBUF11_ob, INBUF11_o, INBUF10_ob, INBUF10_o, INBUF09_ob, INBUF09_o,
110
111
112
113
                 INBUF07_ob, INBUF07_o, INBUF06_ob, INBUF06_o, INBUF05_ob,
                 INBUF05 o, INBUF04 ob, INBUF04 o, INBUF03 ob, INBUF03 o,
114
```

```
115
                 CLKIN1 ob, CLKIN1 o
                 : STD_LOGIC ;
116
                 PWR : STD LOGIC := '1';
117
        SIGNAL
        SIGNAL GND : STD_LOGIC := '0';
118
119
        SIGNAL PWRUPSTATE : STD LOGIC := '0' ;
120
121
          PLD Netlist -----
122
       BEGIN
123
124
          Input Buffer:
125
           CLKIN1_o <= PIN02 after g_delay ( CLKIN1_o,tpLH_iob,tpHL_iob);</pre>
126
           CLKIN1 ob <= not(PIN02) after g delay ( CLKIN1 ob,tpLH iob,tpHL iob
     );
127
           INBUF03 o <= a after g delay ( INBUF03 o,tpLH iob,tpHL iob);</pre>
128
           INBUF03_ob <= not(a) after g_delay ( INBUF03_ob,tpLH_iob,tpHL_iob);</pre>
129
           INBUF04_o <= b after g_delay ( INBUF04_o,tpLH_iob,tpHL_iob);</pre>
           INBUF04 ob <= not(b) after g delay ( INBUF04 ob,tpLH iob,tpHL iob);</pre>
130
           INBUF05_o <= PIN05 after g_delay ( INBUF05_o,tpLH_iob,tpHL_iob);</pre>
131
           INBUF05_ob <= not(PIN05) after g_delay ( INBUF05_ob,tpLH_iob,</pre>
132
133
           INBUF06 o <= PIN06 after q delay ( INBUF06 o,tpLH iob,tpHL iob);</pre>
134
           INBUF06 ob <= not(PIN06) after g delay ( INBUF06 ob,tpLH iob,</pre>
     tpHL iob);
           INBUF07 o <= PIN07 after q delay ( INBUF07 o,tpLH iob,tpHL iob);</pre>
135
           INBUF07 ob <= not(PIN07) after g_delay ( INBUF07_ob,tpLH_iob,</pre>
136
     tpHL iob);
137
           INBUF09 o <= PIN09 after g delay ( INBUF09 o,tpLH iob,tpHL iob);</pre>
138
           INBUF09 ob <= not(PIN09) after q delay ( INBUF09 ob,tpLH iob,</pre>
139
           INBUF10 o <= PIN10 after g delay ( INBUF10 o,tpLH iob,tpHL iob);</pre>
140
           INBUF10 ob <= not(PIN10) after g delay ( INBUF10 ob,tpLH iob,</pre>
     tpHL iob);
141
           INBUF11_o <= PIN11 after g_delay ( INBUF11_o,tpLH_iob,tpHL_iob);</pre>
142
           INBUF11_ob <= not(PIN11) after g_delay ( INBUF11_ob,tpLH_iob,</pre>
     tpHL iob);
143
           INBUF12 o <= PIN12 after g delay ( INBUF12 o,tpLH iob,tpHL iob);</pre>
144
           INBUF12_ob <= not(PIN12) after g_delay ( INBUF12_ob,tpLH_iob,</pre>
     tpHL iob);
           INBUF13 o <= PIN13 after g delay ( INBUF13_o,tpLH_iob,tpHL_iob);</pre>
145
146
           INBUF13 ob <= not(PIN13) after g delay ( INBUF13 ob,tpLH iob,</pre>
     tpHL_iob);
147
           INBUF16 o <= PIN16 after g delay ( INBUF16 o,tpLH iob,tpHL iob);</pre>
           INBUF16 ob <= not(PIN16) after q delay ( INBUF16 ob,tpLH iob,</pre>
148
     tpHL iob);
149
           INBUF26 o <= carry out ODUMMY after q delay ( INBUF26 o,tpLH iob,</pre>
     tpHL iob);
150
           INBUF26 ob <= not(carry out ODUMMY) after q delay ( INBUF26 ob,</pre>
     tpLH iob, tpHL iob);
151
           INBUF27 o <= sum ODUMMY after g delay ( INBUF27 o,tpLH iob,tpHL iob</pre>
     );
152
           INBUF27 ob <= not(sum ODUMMY) after q delay ( INBUF27 ob,tpLH iob,</pre>
     tpHL_iob);
153
154
          Product Terms (AND array):
155
           PT002 88 o <= INBUF03 ob AND INBUF04 o after g delay ( PT002 88 o,
     tpLH03,tpHL03);
156
           PT003 132 o <= INBUF03 o AND INBUF04 ob after g delay ( PT003 132 o,
     tpLH03,tpHL03);
```

```
PT011 484 o <= INBUF03 o AND INBUF04 o after g delay ( PT011 484 o,
157
     tpLH03,tpHL03);
158
159
          Sum Terms (OR arrray):
           ST026 o <= PT011 484 o after g delay ( ST026 o,tpLH inco lump,
160
     tpHL inco lump);
161
           ST027 o <= PT002 88 o OR PT003 132 o after q delay ( ST027 o,
     tpLH inco lump, tpHL inco lump);
162
163
          Macro Cells:
           020 CKDR_o <= CLKIN1_o after g_delay ( 020_CKDR_o,tpLH05,tpHL05);
164
165
           g dff spar( OUTREG17 o, OUTREG17 ob, GND, O20 CKDR o, NODE30 o,
     NODE29 o, PWRUPSTATE, t cf, t reset);
166
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
                p_chksuho (GND, 020_CKDR_o, t_setup, t_hold, lastc, lastd,
167
     "OUTREG17");
168
           end process;
           process (NODE30_o, 020_CKDR_o) variable lastd, lastc: time; begin
169
170
                p_chksuho (NODE30_o, 020_CKDR_o, t_setup, t_hold, lastc, lastd,
     "OUTREG17");
171
           end process;
           g dff spar( OUTREG18 o, OUTREG18 ob, GND, O20 CKDR o, NODE30 o,
172
     NODE29 o, PWRUPSTATE, t cf, t reset);
173
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
174
                p chksuho (GND, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG18");
175
           end process;
176
           process (NODE30 o, 020 CKDR o) variable lastd, lastc: time; begin
                p_chksuho (NODE30_o, 020_CKDR_o, t_setup, t hold, lastc, lastd,
177
     "OUTREG18");
178
           end process;
           g dff spar( OUTREG19 o, OUTREG19 ob, GND, O20 CKDR o, NODE30 o,
179
     NODE29_o, PWRUPSTATE, t_cf, t_reset);
180
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
181
                p_chksuho (GND, 020_CKDR_o, t_setup, t_hold, lastc, lastd,
     "OUTREG19");
182
           end process;
183
           process (NODE30_o, 020_CKDR_o) variable lastd, lastc: time; begin
184
                p chksuho (NODE30_o, O20_CKDR_o, t_setup, t_hold, lastc, lastd,
     "OUTREG19");
185
           end process;
186
           g dff spar( OUTREG20 o, OUTREG20 ob, GND, O20 CKDR o, NODE30 o,
     NODE29 o, PWRUPSTATE, t cf, t reset);
187
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
188
                p chksuho (GND, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG20"):
189
           end process;
190
           process (NODE30 o, O20 CKDR o) variable lastd, lastc: time; begin
191
                p chksuho (NODE30 o, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG20"):
           end process;
192
           g dff spar( OUTREG21 o, OUTREG21 ob, GND, O20 CKDR o, NODE30 o,
193
     NODE29 o, PWRUPSTATE, t cf, t reset);
194
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
195
                p_chksuho (GND, 020_CKDR_o, t_setup, t hold, lastc, lastd,
     "OUTREG21");
196
           end process;
```

```
197
           process (NODE30 o, 020 CKDR o) variable lastd, lastc: time; begin
                p chksuho (NODE30 o, 020 CKDR o, t setup, t hold, lastc, lastd,
198
     "OUTREG21");
199
           end process;
           g dff spar( OUTREG23 o, OUTREG23 ob, GND, O20 CKDR o, NODE30 o,
200
     NODE29 o, PWRUPSTATE, t cf, t reset);
201
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
202
                p chksuho (GND, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG23");
203
           end process:
204
           process (NODE30_o, 020_CKDR_o) variable lastd, lastc: time; begin
205
                p chksuho (NODE30 o, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG23");
206
           end process;
207
           g dff spar( OUTREG24 o, OUTREG24 ob, GND, O20 CKDR o, NODE30 o,
     NODE29_o, PWRUPSTATE, t_cf, t_reset);
208
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
209
                p_chksuho (GND, 020_CKDR_o, t_setup, t_hold, lastc, lastd,
     "OUTREG24");
210
           end process;
           process (NODE30 o, 020 CKDR o) variable lastd, lastc: time; begin
211
                p chksuho (NODE30 o, 020 CKDR o, t setup, t hold, lastc, lastd,
212
     "OUTREG24");
213
           end process;
           g dff spar( OUTREG25 o, OUTREG25 ob, GND, O20 CKDR o, NODE30 o,
214
     NODE29 o, PWRUPSTATE, t cf, t reset);
215
           process (GND, 020 CKDR o) variable lastd, lastc: time; begin
                p_chksuho (GND, 020_CKDR_o, t_setup, t hold, lastc, lastd,
216
     "OUTREG25"):
217
           end process;
218
           process (NODE30 o, 020 CKDR o) variable lastd, lastc: time; begin
219
                p chksuho (NODE30 o, 020 CKDR o, t setup, t hold, lastc, lastd,
     "OUTREG25");
220
           end process;
221
222
          Feedback Node:
223
           NODE31_o <= OUTREG17_ob after g_delay ( NODE31_o,tpLH_iob,tpHL_iob);</pre>
224
           NODE31_ob <= not(OUTREG17_ob) after g_delay ( NODE31_ob,tpLH_iob,
     tpHL iob);
225
           NODE32 o <= OUTREG18 ob after g delay ( NODE32 o,tpLH iob,tpHL iob);
226
           NODE32 ob <= not(OUTREG18 ob) after g delay (NODE32 ob,tpLH iob,
     tpHL iob);
           NODE33 o <= OUTREG19 ob after g delay ( NODE33 o,tpLH iob,tpHL iob);
227
228
           NODE33 ob <= not(OUTREG19 ob) after g delay ( NODE33 ob,tpLH iob,
     tpHL iob);
229
           NODE34 o <= OUTREG20 ob after q delay ( NODE34 o,tpLH iob,tpHL iob);
230
           NODE34 ob <= not(OUTREG20 ob) after g delay ( NODE34 ob,tpLH iob,
     tpHL iob);
231
           NODE35 o <= OUTREG21 ob after g delay ( NODE35 o,tpLH iob,tpHL iob);
232
           NODE35 ob \leq not(OUTREG21 ob) after g delay ( NODE35 ob,tpLH iob,
     tpHL iob);
233
           NODE36 o <= OUTREG23 ob after g delay ( NODE36 o,tpLH iob,tpHL iob);
           NODE36 ob <= not(OUTREG23 ob) after g delay ( NODE36 ob,tpLH iob,
234
     tpHL iob);
235
           NODE37 o <= OUTREG24 ob after g delay ( NODE37 o,tpLH iob,tpHL iob);
236
           NODE37 ob <= not(OUTREG24 ob) after g delay ( NODE37 ob,tpLH iob,
     tpHL_iob);
```

```
237
           NODE38 o <= OUTREG25 ob after g delay ( NODE38 o,tpLH iob,tpHL iob);
238
           NODE38 ob <= not(OUTREG25 ob) after q delay ( NODE38 ob,tpLH iob,
     tpHL iob);
239
240
          Output Buffer:
           FO OUTREG17 o <= OUTREG17 o after g delay ( FO OUTREG17 o,
241
     tpLH fo lump, tpHL fo lump):
           g notif1( PIN17, FO OUTREG17 o, GND, tpLH09,tpHL09);
242
243
           FO OUTREG18 o <= OUTREG18 o after g delay ( FO OUTREG18 o,
     tpLH_fo_lump,tpHL_fo_lump);
           g notif1( PIN18, F0_OUTREG18_o, GND, tpLH09,tpHL09);
244
245
           FO OUTREG19 o <= OUTREG19 o after g delay ( FO OUTREG19 o,
     tpLH fo lump, tpHL fo lump);
           g notif1( PIN19, FO OUTREG19 o, GND, tpLH09,tpHL09);
246
247
           FO_OUTREG2O_o <= OUTREG2O_o after g_delay ( FO_OUTREG2O_o,
     tpLH fo lump, tpHL fo lump);
           g notif1( PIN20, FO OUTREG20 o, GND, tpLH09,tpHL09);
248
           FO OUTREG21 o <= OUTREG21 o after g delay ( FO OUTREG21 o,
249
     tpLH_fo_\underset ump, tpHL_fo_lump);
250
           g notif1( PIN21, FO OUTREG21 o, GND, tpLH09,tpHL09);
251
           FO OUTREG23 o <= OUTREG23 o after g delay ( FO OUTREG23 o,
     tpLH fo lump, tpHL fo lump);
           g notif1( PIN23, FO OUTREG23 o, GND, tpLH09,tpHL09);
252
253
           FO OUTREG24 o <= OUTREG24 o after g delay ( FO OUTREG24 o,
     tpLH_fo_lump,tpHL_fo_lump);
254
           g notif1( PIN24, FO OUTREG24 o, GND, tpLH09,tpHL09);
255
           FO OUTREG25 o <= OUTREG25 o after g delay ( FO OUTREG25 o,
     tpLH fo lump, tpHL fo lump);
256
           q notif1( PIN25, F0 OUTREG25 o, GND, tpLH09,tpHL09);
257
           g bufif1( carry out ODUMMY, ST026 o, PWR, tpLH11,tpHL11);
258
           g bufif1( sum ODUMMY, ST027 o, PWR, tpLH11,tpHL11);
           NODE29 o <= GND after g delay ( NODE29 o,tpLH iob,tpHL iob);
259
260
           NODE29_ob <= not(GND) after g_delay ( NODE29_ob,tpLH_iob,tpHL_iob);</pre>
           NODE30_o <= GND after g_delay ( NODE30_o,t_preset,t_preset);</pre>
261
262
           NODE30 ob <= not(GND) after g delay ( NODE30 ob,t preset,t preset);</pre>
263
           carry out <= carry out ODUMMY;</pre>
264
           sum <= sum ODUMMY;</pre>
265
     END structure;
266
```