```
1
2
   -- Title : latched_3to8_decoder_tb

-- Design : prelab8

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File : Z:\Desktop\SBU 2024 Spring\ESE
   382\lab-backup\Lab8\prelab8\prelab8\src\latched 3to8 decoder tb.vhd
11 -- Generated : Sat Mar 30 16:39:02 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description : testbench for latched 3 to 8 decoder
18
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity latched_3to8 decoder tb is
27 end latched 3to8 decoder tb;
28
29
30 architecture latched 3to8 decoder tb of latched 3to8 decoder tb is
31
      signal a : std_logic_vector(2 downto 0);
32
      signal le_bar : std_logic;
      signal e1_bar : std_logic;
33
      signal e2 : std_logic;
signal y : std_logic_vector(0 to 7);
34
35
36
37 type test vector is record
       le bar : std logic;
38
39
       el bar : std logic;
      e2 : std_logic;
a : std_logic_vector(2 downto 0);
40
      a
y
41
             : std_logic_vector(0 to 7);
42
43 end record;
44
45 type test vectors is array (natural range <>) of test vector;
46
47 constant test table : test vectors := (
    48
49
50
   ( '-', '-', '0', "---", "00000000"), -- When E2 is low, all outputs are
   low
```

```
51
            -- Latch enabled and E1 is low, decoder is active
           ('0', '0', '1', "000", "10000000"), -- Input A is 0, Y0 is high
('0', '0', '1', "001", "01000000"), -- Input A is 1, Y1 is high
('0', '0', '1', "010", "00100000"), -- Input A is 2, Y2 is high
('0', '0', '1', "011", "00010000"), -- Input A is 3, Y3 is high
('1', '0', '1', "---", "------"), -- When LE is high, outputs
52
53
54
55
56
     are stable
           ('0', '0', '1', "100", "00001000"), -- Input A is 4, Y4 is high ('0', '0', '1', "101", "00000100"), -- Input A is 5, Y5 is high ('0', '0', '1', "110", "00000010"), -- Input A is 6, Y6 is high ('0', '0', '1', "111", "00000001") -- Input A is 7, Y7 is high
57
58
59
60
61
     );
62
63
     begin
64
           UUT : entity latched_3to8_decoder port map (
65
                    a \Rightarrow a,
                    le bar => le bar,
66
67
                    el_bar => el_bar,
68
                    e2 => e2,
69
                    y => y
70
                    );
71
           tb: process
72
           variable memory : std logic vector(7 downto 0);
73
           begin
74
75
                 for i in test_table'range loop
76
                       a <= test table(i).a;</pre>
77
                       le bar <= test table(i).le bar;</pre>
78
                       el bar <= test table(i).el bar;
79
                       e2 <= test table(i).e2;</pre>
                       wait for 20ns;
80
                       if le bar = '1' and e1 bar = '0' and e2 = '1' then
81
82
                             assert y = memory;
83
                             report "Error at le bar = '1' and e1 bar = '0' and e2 =
      '1'. Output should be stable"
84
                             severity error;
85
                       else
86
                             memory := test_table(i).y;
87
                             assert y = test_table(i).y
88
                             report "Error at input a, le_bar, e1_bar, e2 : " &
      to string(a) & to string(le bar) & to string(e1 bar) & to string(e2)
89
                             severity error;
90
                       end if:
91
92
93
                 end loop;
94
                 std.env.finish;
95
           end process;
96
97
98
     end latched 3to8 decoder tb;
99
```