

Dongyun Lee

ID: 112794190

PreLab5: Behavioral Style Combinational Design  
Using Case, If, and Loop Statements – XS3 to BCD  
Converter

ESE382-L01

Bench #4



```

1  -----
2  --
3  -- Title       : xs3_to_BCD_case
4  -- Design      : xs3_to_BCD_case
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : Sun Feb 25 18:09:46 2024
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : converts a 4-bit Excess-3 (XS-3) input (p, q, r, s) to its
18 --               corresponding Binary-Coded Decimal (BCD) output (d, c, b, a) using a case
19 --               statement for the mapping.
20 --
21 -----
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity converter_xs3_bcd is
26     port ( p,q,r,s : in  std_logic;
27           d,c,b,a : out std_logic
28     );
29 end entity converter_xs3_bcd;
30
31 architecture xs3_bcd_case of converter_xs3_bcd is
32     signal temp : std_logic_vector(3 downto 0);
33
34 begin
35     (d,c,b,a) <= temp;
36     case : process (p,q,r,s)
37     begin
38         case std_logic_vector'(p,q,r,s) is
39             when "0011" => temp <= "0000";
40             when "0100" => temp <= "0001";
41             when "0101" => temp <= "0010";
42             when "0110" => temp <= "0011";
43             when "0111" => temp <= "0100";
44             when "1000" => temp <= "0101";
45             when "1001" => temp <= "0110";
46             when "1010" => temp <= "0111";
47             when "1011" => temp <= "1000";
48             when "1100" => temp <= "1001";
49             when others => temp <= "----";
50
51         end case;
52     end process;
53

```

```
52  end architecture xs3_bcd_case;
```

```

1  -----
2  --
3  -- Title       : xs3_to_BCD_case_vect
4  -- Design      : xs3_to_BCD_case_vect
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : Sun Feb 25 18:09:46 2024
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : converts a 4-bit Excess-3 (XS-3) input (p, q, r, s) to its
18 --               corresponding Binary-Coded Decimal (BCD) output (d, c, b, a) using a case
19 --               statement for the mapping.
20 --               using vectors instead of scalars.
21 -----
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use ieee.numeric_std.all;
25
26 entity converter_xs3_bcd is
27     port ( pqr : in  std_logic_vector(3 downto 0);
28           dcba : out std_logic_vector(3 downto 0)
29     );
30 end entity converter_xs3_bcd;
31
32 architecture xs3_bcd_case_vect of converter_xs3_bcd is
33 begin
34     casey : process (pqr)
35     begin
36         case pqr is
37             when "0011" => dcba <= "0000";
38             when "0100" => dcba <= "0001";
39             when "0101" => dcba <= "0010";
40             when "0110" => dcba <= "0011";
41             when "0111" => dcba <= "0100";
42             when "1000" => dcba <= "0101";
43             when "1001" => dcba <= "0110";
44             when "1010" => dcba <= "0111";
45             when "1011" => dcba <= "1000";
46             when "1100" => dcba <= "1001";
47             when others => dcba <= "----";
48         end case;
49     end process;
50 end architecture xs3_bcd_case_vect;

```

```

1  -----
2  --
3  -- Title       : xs3_to_BCD_if_vect
4  -- Design      : xs3_to_BCD_if_vect
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : Sun Feb 25 18:09:46 2024
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : converts a 4-bit Excess-3 (XS-3) input (p, q, r, s) to its
18 --              corresponding Binary-Coded Decimal (BCD) output (d, c, b, a) using if
19 --              statement.
20 --              using vectors instead of scalars.
21 -----
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use ieee.numeric_std.all;
25
26 entity converter_xs3_bcd is
27     port ( pqr : in  std_logic_vector(3 downto 0);
28           dcba : out std_logic_vector(3 downto 0)
29     );
30 end entity converter_xs3_bcd;
31
32 architecture xs3_bcd_case_if_vect of converter_xs3_bcd is
33 begin
34     casey : process (pqr)
35     begin
36         dcba <= "----";
37
38         if pqr = "0011" then
39             dcba <= "0000";
40         elsif pqr = "0100" then
41             dcba <= "0001";
42         elsif pqr = "0101" then
43             dcba <= "0010";
44         elsif pqr = "0110" then
45             dcba <= "0011";
46         elsif pqr = "0111" then
47             dcba <= "0100";
48         elsif pqr = "1000" then
49             dcba <= "0101";
50         elsif pqr = "1001" then
51             dcba <= "0110";
52         elsif pqr = "1010" then
53             dcba <= "0111";
54         --
55     end if;
56 end process;
57
58 end architecture xs3_bcd_case_if_vect;

```

```
52         elsif pqrs = "1011" then
53             dcba <= "1000";
54         elsif pqrs = "1100" then
55             dcba <= "1001";
56         end if;
57     end process;
58
59 end architecture xs3_bcd_case_if_vect;
```

```

1  -----
2  --
3  -- Title       : xs3_to_BCD_loop
4  -- Design      : xe3_to_BCD_loop
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : Sun Feb 25 18:09:46 2024
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : converts a 4-bit Excess-3 (XS-3) input (p, q, r, s) to
18 --              its corresponding Binary-Coded Decimal (BCD) output (d, c, b, a) using
19 --              looping.
20 --              using vectors instead of scalars.
21 --              no don't cares
22 -----
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
25 use ieee.numeric_std.all;
26
27 entity converter_xs3_bcd is
28     port ( pqrs : in  std_logic_vector(3 downto 0);
29           dcba  : out std_logic_vector(3 downto 0)
30     );
31 end entity converter_xs3_bcd;
32
33 architecture xs3_bcd_loop of converter_xs3_bcd is
34 begin
35     comp: process (pqrs)
36     variable bcd_var : std_logic_vector(3 downto 0);
37     begin
38         bcd_var := "0000";  -- default value
39
40         for i in 0 to 9 loop
41             if unsigned(pqrs) = to_unsigned(i + 3, 4) then -- if i + 3 =
42                 pqrs then assign to bcd_var
43                 bcd_var := std_logic_vector(to_unsigned(i, 4));
44                 exit;
45             end if;
46         end loop;
47
48         dcba <= bcd_var;
49     end process;
50 end architecture xs3_bcd_loop;

```