```
1
2
   -- Title : two_level_gate
-- Design : two_level_gate_circuit
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
6
8
    ______
9
10
   -- File
   X:\ESE382-Lab\Lab7\lab7\two\_level\_gate\_circuit\src\two\_level\_gate.vhd -- Generated : Thu Mar 14 15:45:52 2024
11
   -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
   -- By
14
   - -
   ______
15
16
17
   -- Description :two level gate using two process
18
19
20
   library ieee;
21
22
   use ieee.std_logic_1164.all;
23
24
25
26 entity two_level_gate is
27
        port(
28
        a, b, c: in std_logic;
29
        f : out std_logic
30
        );
31
   end two_level_gate;
32
33
   --}} End of automatically maintained section
34
35
   architecture behavioral of two_level_gate is
        signal s1 : std_logic;
36
37 begin
38
      u0 : process(a, b)
39
      begin
40
           s1 <= a and b;
41
       end process u0;
42
43
       u1 : process(s1, c)
44
       begin
45
           f <= s1 or c;
46
       end process u1;
47
48
49
50
   end behavioral;
51
```