```
1
   ______
2
   -- Title : d_structural
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File : X:\ESE382-Lab\Lab8\prelab8\prelab8\src\d_latch.vhd
11 -- Generated : Mon Mar 25 21:59:07 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
20
21 ----- d latch -----
22 library ieee;
23 use ieee.std logic 1164.all;
24
25
26 entity d latch is
27
      port(
      28
29
     ql : out std_logic --latch output
30
31
      );
32 end d_latch;
33
34
35 architecture behavioral of d_latch is
36 begin
37
      latch: process (d, le bar)
38
39
      begin
         if le bar = '0' then
40
             ql <= d; -- updates the output to the value of data(input)</pre>
41
          end if;
42
      end process;
43
44 end behavioral;
45
46 ----- flip flop ----
47 library ieee;
48 use ieee.std_logic_1164.all;
49
50
51
52 entity d_flip_flop is
53 port(
```

```
54
            d : in std_logic;
55
            clk : in std logic;
56
            aff: out std logic
57
        );
58 end d flip flop;
59
60
61 architecture behavioral of d_flip_flop is
62
   begin
63
        flipflop: process (clk)
64
        begin
            if clk'event and clk = '1' then
65
66
                qff \ll d;
67
            end if:
68
       end process;
69
70 end behavioral;
71
72 ----- top level entity -----
73 library ieee;
74 use ieee.std logic 1164.all;
75 use work.all;
76
77 entity latch vs flip flop is
78
     port (
79
       d : in std_logic; -- data input
80
       clk : in std_logic; -- clock input
81
       ql : out std logic; -- latch output
82
       qff : out std_logic
                             -- flip-flop output
83
     );
84 end latch vs flip flop;
85
86 architecture structural of latch_vs_flip_flop is
87 begin
88
        u1 : entity d latch port map (d => d, le bar => clk, ql => ql);
89
        u2 : entity d_flip_flop port map (d => d, clk => clk, qff => qff);
90 end structural;
91
92
93
```

94