

**control\_tb.vhd**

```

1  -----
2  --
3  -- Title       : control_tb
4  -- Design      : testbench
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : 2024-03-04 15:00:00
12 -- From       : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : testbench for control
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity control_tb is
26 end control_tb;
27
28 architecture tb_architecture of control_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal gn, an: std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal c0, c1 : std_logic;
34
35
36     type test_vector is record
37         gn : std_logic;
38         an : std_logic;
39         c0 : std_logic;
40         c1 : std_logic;
41     end record;
42
43     type test_vector_array is array (natural range <>) of test_vector;
44
45
46     constant test_vectors : test_vector_array := (
47         --      gn,   an,   c0,   c1
48         ( '0', '0', '1', '0'),
49         ( '0', '1', '0', '1'),
50         ( '1', '0', '0', '0'),
51         ( '1', '1', '0', '0')
52     );
53
54     -- time between application of input stimulus vectors
55     --constant period : time := 20ns;
56
57 begin

```

```
58 -- Unit Under Test port map
59 UUT : entity control
60 port map (
61     gn => gn, an => an, c0 => c0, c1 => c1
62 );
63
64 verify: process
65 begin
66     for i in test_vectors'range loop
67         gn <= test_vectors(i).gn;
68         an <= test_vectors(i).an;
69         c0 <= test_vectors(i).c0;
70         c1 <= test_vectors(i).c1;
71         wait for 20 ns;
72         assert (gn = test_vectors(i).gn) and (an = test_vectors(i).an) and (c0 =
test_vectors(i).c0) and (c1 = test_vectors(i).c1)
73             report "test vector " & integer'image(i) & " failed" & " for input gn = " &
std_logic'image(gn) & " and an = " & std_logic'image(an)
74             severity error;
75     end loop;
76
77     --std.env.finish;    --stop simulation
78 end process;
79
80 end tb_architecture;
81
```