## Dongyun Lee

ID: 112794190

PreLab3: Dataflow Style Combinational Design – XS3 to BCD Code Converter

ESE382-L01

Bench #4

2/13/24, 4:28 PM

xs3\_to\_BCD\_CSOP.vhd

## xs3\_to\_BCD\_CSOP.vhd

```
1 | library IEEE;
 2 use IEEE.std_logic_1164.all;
 3
    entity converter_xs3_bcd_selected is
 5
          port(
               p, q, r, s : in std_logic;
 6
 7
               d, c, b, a : out std_logic
 8
          );
 9 end converter_xs3_bcd_selected;
10
11
12
13 architecture CSOP of converter_xs3_bcd_selected is
15 -- CSOP
16
17
          process(p, q, r, s)
18
          begin
19
               if (p = '1') and q = '0' and r = '1' and s = '1') or
                    (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '0') \text{ then}
20
                    d <= '1';
21
22
               elsif
23
                     (p = '0' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '1') or
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '0') or
24
25
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') or
                    (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') then
26
27
                    c <= '1';
28
               elsif
29
                     (p = '0' and q = '1' and r = '0' and s = '1') or
30
                     (p = '0' \text{ and } q = '1' \text{ and } r = '1' \text{ and } s = '0') \text{ or }
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '1') \text{ or }
31
                     (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '1') \text{ then}
32
                    b <= '1';
33
34
               elsif
35
                     (p = '0' and q = '1' and r = '0' and s = '0') or
                     (p = '0') and q = '1' and r = '1' and s = '0') or
36
                     (p = '1' \text{ and } q = '0' \text{ and } r = '0' \text{ and } s = '0') \text{ or }
37
38
                     (p = '1' \text{ and } q = '0' \text{ and } r = '1' \text{ and } s = '0') or
                    (p = '1' \text{ and } q = '1' \text{ and } r = '0' \text{ and } s = '0') \text{ then}
39
                    a <= '1';
40
41
               else
42
                    d <= 'Z';
                    c <= 'Z';
43
                    b <= 'Z':
44
45
                    a <= 'Z';
46
               end if;
47
48
          end process;
49
50 end csop;
51
```

## xs3\_to\_BCD\_CPOS.vhd

```
1 | library IEEE;
  2 use IEEE.std_logic_1164.all;
  4 entity converter_xs3_bcd_cpos is
  5
                     port(
                                  p, q, r, s : in std_logic;
   6
   7
                                 d, c, b, a : out std_logic
                   );
  8
  9 end converter_xs3_bcd_cpos;
10
11 -- CP0S
12
13 architecture CPOS of converter_xs3_bcd_cpos is
14 begin
15 -- CP0S
16
17
                      -- Output d
18
                     d <= (p or q or not r or not s) and (p or not q or r or s) and (p or not q or r
           or not s) and
19
                                 (p or not q or not r or s) and (p or not q or not r or not s) and (not p
           or q or r or s) and
20
                                     (not p or q or r or not s) and (not p or q or not r or s);
21
22
                     -- Output c
23
                       c \le (p \text{ or } q \text{ or not } r \text{ or not } s) and (p \text{ or not } q \text{ or } r \text{ or } s) and (p \text{ or not } q \text{ or } r)
           or not s) and
           (p or not q or not r or s) and (not p or q or not r or not s) and (not p or q or not r or not s) and
24
25
                                     (not p or not q or r or s);
26
                     -- Output b
27
           b \mathrel{<=} (p \text{ or } q \text{ or not } r \text{ or not } s) and (p \text{ or not } q \text{ or } r \text{ or } s) and (p \text{ or not } q \text{ or not } s)
28
29
                                 (not p or q or r or s) and (not p or q or not r or not s) and (not p or
           not q or r or s);
30
31
                       -- Output a
32
                       a \le (p \text{ or } q \text{ or not } r \text{ or not } s) and (p \text{ or not } q \text{ or } r \text{ or not } s) and (p \text{ or not } q)
            \begin{picture}(20,0) \put(0,0){\line(0,0){100}} \put(0,0){\line(0,0){10
33
                                    (not p or q or r or not s) and (not p or q or not r or not s);
34
35 end cpos;
36
```