Dongyun Lee

ID: 112794190

PreLab8: Simple Sequential Circuit

ESE382-L01

Bench #4

```
1
   ______
2
   -- Title : d_structural
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File : X:\ESE382-Lab\Lab8\prelab8\prelab8\src\d_latch.vhd
11 -- Generated : Mon Mar 25 21:59:07 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
20
21 ----- d latch -----
22 library ieee;
23 use ieee.std logic 1164.all;
24
25
26 entity d latch is
27
      port(
      28
29
     ql : out std_logic --latch output
30
31
      );
32 end d_latch;
33
34
35 architecture behavioral of d_latch is
36 begin
37
      latch: process (d, le bar)
38
39
      begin
         if le bar = '0' then
40
             ql <= d; -- updates the output to the value of data(input)</pre>
41
          end if;
42
      end process;
43
44 end behavioral;
45
46 ----- flip flop ----
47 library ieee;
48 use ieee.std_logic_1164.all;
49
50
51
52 entity d_flip_flop is
53 port(
```

```
54
            d : in std_logic;
55
            clk : in std logic;
56
            aff: out std logic
57
        );
58 end d flip flop;
59
60
61 architecture behavioral of d_flip_flop is
62
   begin
63
        flipflop: process (clk)
64
        begin
            if clk'event and clk = '1' then
65
66
                qff \ll d;
67
            end if:
68
       end process;
69
70 end behavioral;
71
72 ----- top level entity -----
73 library ieee;
74 use ieee.std logic 1164.all;
75 use work.all;
76
77 entity latch vs flip flop is
78
     port (
79
       d : in std_logic; -- data input
80
       clk : in std_logic; -- clock input
81
       ql : out std logic; -- latch output
82
       qff : out std_logic
                             -- flip-flop output
83
     );
84 end latch vs flip flop;
85
86 architecture structural of latch_vs_flip_flop is
87 begin
88
        u1 : entity d latch port map (d => d, le bar => clk, ql => ql);
89
        u2 : entity d_flip_flop port map (d => d, clk => clk, qff => qff);
90 end structural;
91
92
93
```

94

```
1
2
   -- Title : dff_en
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : X:\ESE382-Lab\Lab8\prelab8\prelab8\src\dff_en.vhd
11 -- Generated : Tue Mar 26 14:56:15 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23
24 entity dff en is
25
     port (
     d
26
             : in std_logic; -- data input
      clk : in std_logic; -- clock input
en : in std_logic; -- enable input
rst_bar : in std_logic; -- asynchronous reset
27
28
29
30
      q : out std_logic -- output
31
     );
32
   end dff_en;
33
34 architecture behavioral of dff_en is
35 begin
36
       flipflop: process (clk, rst bar)
37
       begin
38
          if rst bar = '0' then
39
             q <= '0';
40
          elsif rising edge(clk) then
41
              if en = 11 then
42
                 q \ll d;
43
              end if;
44
45
          end if;
46
       end process;
47 end behavioral;
48
49
50
```

```
1
2
   -- Title : right_shift_reg

-- Design : prelab8

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
4
5
7
8
   ------
9
10
   -- File
   X:\ESE382-Lab\Lab8\prelab8\prelab8\src\right shift reg.vhd
   -- Generated : Tue Mar 26 15:31:56 2024
11
   -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
   - -
14
15
   ______
16
17
   -- Description :
18
   ______
19
20
21 library ieee;
22
   use ieee.std logic 1164.all;
23
24
   entity right_shift_reg is
25
   port (
26
       d
                : in std_logic_vector(3 downto 0); -- parallel input
   data
27
       load
                : in std_logic;
                                                    -- synchronous load
   parallel input
28
    en_shift : in std_logic;
                                                    -- enable shift if
   load is unasserted
    clk : in std_logic;
rst_bar : in std_logic;
29
                                                   -- clk
30
                                                   -- asynchronous reset
       serial_out : out std_logic
                                                   -- serial output
31
32
     );
33
   end right_shift_reg;
34
35
36 architecture behavior of right_shift_reg is
37
   signal memory : std_logic_vector(3 downto 0);
38 begin
39
       reg : process (clk, rst bar)
40
       begin
41
          if rst bar = '0' then
42
              memory <= "0000";
           elsif rising edge(clk) then
43
44
              if load = '1' then
45
                  memory <= d;</pre>
               elsif en shift = '1' then
46
47
                  memory <= memory(3 downto 1) & '0';</pre>
48
               end if:
49
           end if:
50
       end process;
51
52
       serial out <= memory(0);</pre>
53
```

```
File: \ X:/ESE382-Lab/Lab8/prelab8/prelab8/src/right\_shift\_reg.vhd
```

54 end behavior; 55

- 2 -

```
1
2
   -- Title : \3_to_8_decoder\
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
8
   ------
9
10
   -- File
   X:\ESE382-Lab\Lab8\prelab8\prelab8\src\3_to_8_decoder.vhd
   -- Generated : Tue Mar 26 16:29:37\ 2024
   -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
   -- By
14
   - -
   ______
15
16
17
   -- Description :
18
19
20
   -----input latch -----
21 library ieee;
22
   use ieee.std_logic_1164.all;
23
24 entity input_latch is
25
      port(
26
       a : in std_logic_vector(2 downto 0);
27
       le_bar : in std_logic;
28
       a_lat : out std_logic_vector(2 downto 0)
29
       );
30
   end input_latch;
31
32
   architecture behavioral of input_latch is
33
   begin
34
       latch: process (a, le_bar)
35
       begin
          if le bar = '0' then
36
37
              a lat <= a; -- updates the output to the value of
   data(input)
38
          end if;
39
      end process;
40
   end behavioral;
41
42
   -----3 to 8 decoder ------
43 library ieee;
   use ieee.std logic 1164.all;
45
   use ieee.numeric std.all;
46
47
   entity decoder 3to8 is
48
       port(
49
       a lat : in std logic vector(2 downto 0);
       g : in std logic;
50
51
       y : out std logic vector(0 to 7)
52
       );
53
   end decoder_3to8;
54
   architecture cond of decoder 3to8 is
```

```
56 begin
57
        decoder : process (a lat, g)
58
        begin
            y <= "00000000";
59
            if g = '1' then
60
61
                for i in 0 to 7 loop
62
                     if unsigned(a_lat) = to_unsigned(i,3) then
                        y(i) \le '1';
63
64
                    end if;
65
                    end loop;
66
            end if;
        end process;
67
68
   end cond;
69
70
    -----top level entity latched 3 to 8 decoder -----
71
   library ieee;
72
73
   use ieee.std_logic_1164.all;
74
   use ieee.numeric std.all;
75
   use work.all;
76
77
   entity latched 3to8 decoder is
78
        port(
79
        a : in std_logic_vector(2 downto θ);
        le_bar, e1_bar, e2 : in std_logic;
80
81
            : out std_logic_vector(0 to 7)
82
        ):
83
    end latched 3to8 decoder;
84
85
    architecture structural of latched_3to8_decoder is
86
    signal a_lat : std_logic_vector(2 downto θ);
87
    signal g
                : std_logic;
88
    begin
89
        u0 : entity input_latch port map (a => a, le_bar => le_bar, a_lat =>
    a_lat);
90
        u1 : entity decoder_3to8 port map (a_lat => a_lat, g => g, y => y);
91
        u2 : g \le '1' \text{ when } (e1\_bar = '0') \text{ and } (e2 = '1') \text{ else } '0';
92
93
   end structural;
94
```

```
1
2
   -- Title : latched_3to8_decoder_tb


-- Design : prelab8

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File : Z:\Desktop\SBU 2024 Spring\ESE
   382\lab-backup\Lab8\prelab8\prelab8\src\latched 3to8 decoder tb.vhd
11 -- Generated : Sat Mar 30 16:39:02 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17
   -- Description : testbench for latched 3 to 8 decoder
18
19
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity latched 3to8 decoder tb is
27 end latched 3to8 decoder tb;
28
29
30 architecture latched 3to8 decoder tb of latched 3to8 decoder tb is
31
      signal a : std_logic_vector(2 downto 0);
32
      signal le_bar : std_logic;
      signal e1_bar : std_logic;
33
      signal e2 : std_logic;
signal y : std_logic_vector(0 to 7);
34
35
36
37 type test vector is record
       le bar : std logic;
38
39
       el bar : std logic;
      e2 : std_logic;
a : std_logic_vector(2 downto 0);
40
       a
y
41
              : std_logic_vector(0 to 7);
42
43 end record;
44
45 type test vectors is array (natural range <>) of test vector;
46
47 constant test table : test vectors := (
     48
49
50
    ( '-', '-', '0', "---", "00000000"), -- When E2 is low, all outputs are
    low
```


```
51
            -- Latch enabled and E1 is low, decoder is active
           ('0', '0', '1', "000", "10000000"), -- Input A is 0, Y0 is high
('0', '0', '1', "001", "01000000"), -- Input A is 1, Y1 is high
('0', '0', '1', "010", "00100000"), -- Input A is 2, Y2 is high
('0', '0', '1', "011", "00010000"), -- Input A is 3, Y3 is high
('1', '0', '1', "---", "------"), -- When LE is high, outputs
52
53
54
55
56
     are stable
           ('0', '0', '1', "100", "00001000"), -- Input A is 4, Y4 is high ('0', '0', '1', "101", "00000100"), -- Input A is 5, Y5 is high ('0', '0', '1', "110", "00000010"), -- Input A is 6, Y6 is high ('0', '0', '1', "111", "00000001") -- Input A is 7, Y7 is high
57
58
59
60
61
     );
62
63
     begin
64
           UUT : entity latched_3to8_decoder port map (
65
                    a \Rightarrow a,
                    le bar => le bar,
66
67
                    el_bar => el_bar,
68
                    e2 => e2,
69
                    y => y
70
                    );
71
           tb: process
72
           variable memory : std logic vector(7 downto 0);
73
           begin
74
75
                  for i in test_table'range loop
76
                       a <= test table(i).a;</pre>
77
                       le bar <= test table(i).le bar;</pre>
78
                       el bar <= test table(i).el bar;</pre>
79
                       e2 <= test table(i).e2;</pre>
                       wait for 2\overline{0}ns;
80
                       if le bar = '1' and e1 bar = '0' and e2 = '1' then
81
82
                             assert y = memory;
83
                              report "Error at le bar = '1' and e1 bar = '0' and e2 =
      '1'. Output should be stable"
84
                              severity error;
85
                       else
86
                             memory := test_table(i).y;
87
                              assert y = test_table(i).y
88
                              report "Error at input a, le_bar, e1_bar, e2 : " &
     to string(a) & to string(le bar) & to string(e1 bar) & to string(e2)
89
                              severity error;
90
                       end if:
91
92
93
                  end loop;
94
                  std.env.finish;
95
           end process;
96
97
98
     end latched 3to8 decoder tb;
99
```

D-flip-flop waveform




Qff copy d at rising clock edge.

D-latch waveform




Ql copy d when le_bar = '0'.

Latch vs. flipflop waveform




Qff copy d when rising clock edge and ql copy d when clock = '0'.

Sketch of the verification waveform




waveform




When en = '1' and rst_bar = '1' q copy d when rising clock edge.

Sketch of the verification waveform




Waveform



Rst_bar is the only asynchronous input. When rst_bar = '0' all the bits of the shift register are 0s. The output loads four bits of input on a rising clock edge when load = '1'.

Waveform



When either e1_bar = '1' and e2 = '0', the output must be all 0s. When le_bar = '0' e1_bar = '0' and e2 = '1' then the output y is as expected on the truth table. When le_bar = '1', the output stays the same (as it is shown for y = "00010000".