```
1
2
   -- Title : right_shift_reg

-- Design : prelab8

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
4
5
7
8
   ______
9
10
   -- File
   X:\ESE382-Lab\Lab8\prelab8\prelab8\src\right shift reg.vhd
   -- Generated : Tue Mar 26 15:31:56 2024
11
   -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
   - -
14
15
   ______
16
17
   -- Description :
18
   ______
19
20
21 library ieee;
22
   use ieee.std logic 1164.all;
23
24
   entity right_shift_reg is
25
   port (
26
       d
                : in std_logic_vector(3 downto 0); -- parallel input
   data
27
       load
                : in std_logic;
                                                    -- synchronous load
   parallel input
28
    en_shift : in std_logic;
                                                    -- enable shift if
   load is unasserted
    clk : in std_logic;
rst_bar : in std_logic;
29
                                                   -- clk
30
                                                   -- asynchronous reset
       serial_out : out std_logic
                                                   -- serial output
31
32
     );
33
   end right_shift_reg;
34
35
36 architecture behavior of right_shift_reg is
37
   signal memory : std_logic_vector(3 downto 0);
38 begin
39
       reg : process (clk, rst bar)
40
       begin
41
          if rst bar = '0' then
42
              memory <= "0000";
           elsif rising edge(clk) then
43
44
              if load = '1' then
45
                  memory <= d;</pre>
               elsif en shift = '1' then
46
47
                  memory <= memory(3 downto 1) & '0';</pre>
48
               end if:
49
           end if:
50
       end process;
51
52
       serial out <= memory(0);</pre>
53
```

```
File: \ X:/ESE382-Lab/Lab8/prelab8/prelab8/src/right\_shift\_reg.vhd
```

54 end behavior; 55

- 2 -