xs3_to_BCD_CPOS.vhd

```
1
    library IEEE;
 2
    use IEEE.std logic 1164.all;
 3
 4
    entity converter_xs3_bcd_cpos is
 5
         port(
 6
              p, q, r, s : in std_logic;
 7
              d, c, b, a : out std logic
 8
 9
    end converter_xs3_bcd_cpos;
10
11
    -- CP0S
12
13
    architecture CPOS of converter xs3 bcd cpos is
14
    begin
    -- CPOS
15
16
17
         -- Output d
18
         d \le (p \text{ or } q \text{ or not } r \text{ or not } s) and (p \text{ or not } q \text{ or } r \text{ or } s) and (p \text{ or not } q \text{ or } r)
    or not s) and
19
                (p or not q or not r or s) and (p or not q or not r or not s) and (not p
    or q or r or s) and
20
                (not p or q or r or not s) and (not p or q or not r or s);
21
22
         -- Output c
         c \leftarrow (p \text{ or } q \text{ or not } r \text{ or not } s) and (p \text{ or not } q \text{ or } r \text{ or } s) and (p \text{ or not } q \text{ or } r)
23
    or not s) and
                (p or not q or not r or s) and (not p or q or not r or not s) and (not p
24
    or q or not r or not s) and
25
                (not p or not q or r or s);
26
27
         -- Output b
28
         b \le (p \text{ or } q \text{ or not } r \text{ or not } s) \text{ and } (p \text{ or not } q \text{ or } r \text{ or } s) \text{ and } (p \text{ or not } q \text{ or } r \text{ or } s)
    not r or not s) and
29
                (not p or q or r or s) and (not p or q or not r or not s) and (not p or
    not q or r or s);
30
31
         -- Output a
         a <= (p or q or not r or not s) and (p or not q or r or not s) and (p or not q
32
    or not r or not s) and
33
                (not p or q or r or not s) and (not p or q or not r or not s);
34
35
    end cpos;
36
```