```
-- Written by Synopsys
-- Product Version "S-2021.09-SP2"
-- Program "Synplify Pro", Mapper "map202109syn, Build 243R"
-- Wed Feb 7 08:59:06 2024
-- Written by Synplify Pro version Build 243R
-- Wed Feb 7 08:59:06 2024
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library symplify;
use symplify.components.all;
entity AND2 is
port(
  0 : out std_logic;
  I0 : in std_logic;
  I1 : in std_logic);
end AND2;
architecture beh of AND2 is
  signal VCC : std_logic ;
  signal GND : std_logic ;
begin
VCC <= '1';
GND <= '0';
0 <= I0 and I1 after 100 ps;</pre>
end beh;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library symplify;
use symplify.components.all;
entity IBUF is
port(
0 : out std_logic;
I0 : in std_logic);
end IBUF;
architecture beh of IBUF is
signal VCC : std_logic ;
```

```
signal GND : std_logic ;
begin
0 <= 10;
VCC <= '1';
GND <= '0';
end beh;
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
library symplify;
use symplify.components.all;
entity INV is
port(
0 : out std_logic;
I0 : in std_logic);
end INV;
architecture beh of INV is
signal VCC : std_logic ;
signal GND : std_logic ;
begin
0 <= not I0;</pre>
VCC <= '1';
GND <= '0';
end beh;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library symplify;
use symplify.components.all;
entity OBUF is
port(
0 : out std_logic;
I0 : in std_logic);
end OBUF;
architecture beh of OBUF is
signal VCC : std_logic ;
signal GND : std_logic ;
begin
0 <= 10;
VCC <= '1';
GND <= '0';
end beh;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use symplify.components.all;
entity XOR2 is
port(
0 : out std_logic;
I0 : in std_logic;
I1 : in std_logic);
end XOR2;
architecture beh of XOR2 is
signal VCC : std logic ;
signal GND : std_logic ;
begin
VCC <= '1';
GND <= '0';
0 <= I0 xor I1 after 100 ps;</pre>
end beh;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library symplify;
use symplify.components.all;
entity half_adder is
port(
a : in std_logic;
b : in std_logic;
carry_out : out std_logic;
sum : out std_logic);
end half_adder;
architecture beh of half_adder is
signal N_2 : std_logic ;
signal N_2_I_0 : std_logic ;
signal B_I : std_logic ;
signal A_C : std_logic ;
signal B_C : std_logic ;
signal CARRY_OUT_C : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component IBUF
port(
```

```
0 : out std_logic;
I0 : in std_logic );
end component;
component OBUF
port(
0 : out std_logic;
I0 : in std_logic );
end component;
component INV
port(
0 : out std_logic;
I0 : in std_logic );
end component;
component XOR2
port(
0 : out std_logic;
I0 : in std logic;
I1 : in std_logic );
end component;
component AND2
port(
0 : out std_logic;
I0 : in std_logic;
I1 : in std_logic );
end component;
begin
A_Z12: IBUF port map (
0 \Rightarrow A_C
I0 \Rightarrow a);
B Z13: IBUF port map (
0 \Rightarrow B C
I0 \Rightarrow b);
CARRY_OUT_Z14: OBUF port map (
0 => carry out,
I0 => CARRY_OUT_C);
SUM_Z15: OBUF port map (
0 \Rightarrow sum
I0 \Rightarrow N_2I_0);
B_I_Z16: INV port map (
0 \Rightarrow B_I
I0 \Rightarrow B_C);
M1: XOR2 port map (
0 \Rightarrow N 2
I0 \Rightarrow AC
I1 \Rightarrow B_I);
M2: AND2 port map (
0 => CARRY_OUT_C,
I0 \Rightarrow A_C
I1 \Rightarrow B_C);
N_2_I: INV port map (
```

```
0 => N_2_I_0,
I0 => N_2);
GND <= '0';
VCC <= '1';
end beh;</pre>
```