```
1
    ______
2
   -- Title : \3_to_8_decoder\
-- Design : prelab8
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
    _____
8
9
10
   -- File : X:\ESE382-Lab\Lab8\prelab8\prelab8\src\3_to_8_decoder.vhd
    -- Generated : Tue Mar 26 16:29:37 2024
11
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
15
    ______
16
    - -
17
    -- Description :
18
19
20
    ------input latch ------
21
    library ieee;
22
    use ieee.std logic 1164.all;
23
24
   entity input latch is
25
       port(
26
       a : in std_logic_vector(2 downto 0);
27
       le bar : in std_logic;
       a lat : out std_logic_vector(2 downto 0)
28
29
30
    end input_latch;
31
32
    architecture behavioral of input_latch is
33
    begin
34
       latch: process (a, le_bar)
35
       begin
36
           if le bar = '0' then
37
              a lat <= a; -- updates the output to the value of data(input)
38
           end if;
39
       end process;
40
    end behavioral;
41
42
    -----3 to 8 decoder ------
    library ieee;
43
    use ieee.std logic 1164.all;
44
45
    use ieee.numeric std.all;
46
47
    entity decoder 3to8 is
48
       port(
49
       a lat : in std_logic_vector(2 downto 0);
50
       g : in std_logic;
51
       y : out std_logic_vector(0 to 7)
52
       );
53
    end decoder 3to8;
```

```
54
55
     architecture cond of decoder 3to8 is
56
57
         decoder : process (a lat, g)
58
         begin
             y <= "00000000";
59
60
             if a = '1' then
61
                 for i in 0 to 7 loop
62
                     if unsigned(a lat) = to unsigned(i,3) then
                         y(i) \le '1';
63
64
                     end if:
                     end loop;
65
66
             end if:
67
         end process;
68
     end cond;
69
70
     -----top level entity latched 3 to 8 decoder -----
71
72
     library ieee;
73
     use ieee.std logic 1164.all;
74
     use ieee.numeric std.all;
75
    use work.all;
76
77
    entity latched 3to8 decoder is
78
         port(
79
         a : in std_logic_vector(2 downto 0);
80
         le bar, e1 bar, e2 : in std_logic;
81
             : out std logic vector(0 to 7)
         У
82
         );
83
         attribute loc : string;
84
         attribute loc of a
                               : signal is "P2,P3,P4";
85
         attribute loc of el bar : signal is "P14";
86
         attribute loc of e2 : signal is "P15";
87
         attribute loc of le_bar : signal is "P16";
88
         attribute loc of y
                               : signal is "P43,P42,P41,P40,P39,P38,P37,P36";
89
90
    end latched 3to8 decoder;
91
92
     architecture structural of latched 3to8 decoder is
93
     signal a_lat : std_logic_vector(2 downto 0);
94
     signal g
                 : std logic;
95
     begin
96
         u0 : entity input latch port map (a => a, le bar => le bar, a lat =>
97
         u1 : entity decoder 3to8 port map (a lat => a lat, g => g, y => y);
98
         u2 : q \le 1' \text{ when (el bar = '0') and (e2 = '1') else '0';}
99
100
    end structural;
101
```