

route_tb.vhd

```

1  -----
2  --
3  -- Title       : route_tb
4  -- Design      : testbench
5  -- Author      : Dongyun Lee
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : \\Mac\Home\Documents\Aldec_Codes\test\test\src\test.vhd
11 -- Generated   : 2024-03-04 15:00:00
12 -- From       : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : testbench for route using record
18 -----
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.numeric_std.all;
23 use work.all;
24
25 entity route_tb is
26 end route_tb;
27
28 architecture tb_architecture of route_tb is
29
30     -- Stimulus signals - signals mapped to the inputs of tested entity
31     signal a, ae, b, be: std_logic;
32     -- Observed signals - signals mapped to the outputs of tested entity
33     signal y : std_logic;
34
35
36     type test_vector is record
37         a : std_logic;
38         ae : std_logic;
39         b : std_logic;
40         be : std_logic;
41         y : std_logic;
42
43     end record;
44
45     type test_vector_array is array (natural range <>) of test_vector;
46
47
48     constant test_vectors : test_vector_array := (
49     --      a,    ae,    b,    be,    y
50         ('0', '0', '0', '0', '1'),
51         ('0', '0', '0', '1', '1'),
52         ('0', '0', '1', '0', '1'),
53         ('0', '0', '1', '1', '0'),
54         ('0', '1', '0', '0', '1'),
55         ('0', '1', '0', '1', '1'),
56         ('0', '1', '1', '0', '1'),
57         ('0', '1', '1', '1', '0'),

```

```
58      ('1', '0', '0', '0', '1'),
59      ('1', '0', '0', '1', '1'),
60      ('1', '0', '1', '0', '1'),
61      ('1', '0', '1', '1', '0'),
62      ('1', '1', '0', '0', '0'),
63      ('1', '1', '0', '1', '0'),
64      ('1', '1', '1', '0', '0'),
65      ('1', '1', '1', '1', '0')
66  );
67
68  -- time between application of input stimulus vectors
69  --constant period : time := 20ns;
70
71  begin
72      -- Unit Under Test port map
73      UUT : entity route
74      port map (
75          a => a, ae => ae, b => b, be => be, y => y
76      );
77
78      verify: process
79      begin
80          for i in test_vectors'range loop
81              a <= test_vectors(i).a;
82              ae <= test_vectors(i).ae;
83              b <= test_vectors(i).b;
84              be <= test_vectors(i).be;
85              wait for 20 ns;
86              assert (a = test_vectors(i).a) and (ae = test_vectors(i).ae) and (b =
test_vectors(i).b) and (be = test_vectors(i).be)
87              report "test vector " & integer'image(i) & " failed" & " for input a = " &
std_logic'image(a) & " and ae = " & std_logic'image(ae) & " and b = " & std_logic'
image(b) & " and be = " & std_logic'image(be)
88              severity error;
89          end loop;
90
91          std.env.finish; --stop simulation
92      end process;
93
94  end tb_architecture;
95
```