Dongyun Lee

ID: 112794190

Lab4: Dataflow Style Combinational Design Using Table Lookup – XS3 to BCD Code Converter

ESE382-L01

Bench #4

Questions

1. Why does the testbench provided use three loops for stimulus instead of just one?

This is because the first part of truth table is 3 don't cares, and the rest 10 values are actual valid values and the last 3 values are don't cares. Therefore the first and last loop is for don't cares and the second loop is the loop where it actually tests the program. We need separate loops for don't cares since the VHDL program does not know what don't cares are.

2. Compare the HDL Analyst hierarchical view of the design you synthesized for this Laboratory with the HDL Analyst hierarchical view of your design from Laboratory 03. Are the diagrams identical? If not, how do they differ? Are they functionally the same? If not, how do they differ functionally?

The diagrams are not identical because for Lab 3 I used CSOP architecture and lab 4 I used Lookup Table. While CSOP hierarchical view, I see steps of signal and AND gates are placed in a row. On the other hand, Lookup table hierarchical view I see the inverters and 4input AND gates and 10 to 4 multiplexer.

3. Compare the pre-fit equations and post-fit equations from ispLEVER Classic for the design you synthesized for this laboratory with the equations from your design for Laboratory 03. Are the equations the same? If not, how do they differ?

The pre-fit equations and post-fit equations are exactly the same. It shows a logic equation for each outputs: d, c, b, and a.


Equations:


```
d = (p & q
    #!p & !q & !r
    #p & r & s
    #!p & !q & !s);
c = (!q & !r
    #!q & !s
    #q & r & s);
b = (!r & s
```

```
# r & !s);
a = (!s);
```

4. Explain the differences in the output values when input combinations that are not valid inputs to the decoder are applied to your functional simulation and to your timing simulation. What determined these output values for each of your designs?

In the functional simulation, it marked as shaded box which indicates 'don't cares,' however, in the timing simulation, the output values where it is supposed to be 'don't cares' are assigned as random values. The random values for don't cares are for synthesizer to synthesize a simpler circuit.






Page 1 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 21 09:30:28 2024 Module : 'xs3_to_bcd_lut' Input files: ABEL PLA file : xs3_to_bcd_lut.tt3 Device library : P22V10GC.dev Output files: Report file : xs3 to bcd lut.rpt Programmer load file: xs3 to bcd lut.jed Page 2 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 21 09:30:28 2024 P22V10GC Programmed Logic: =(p&q)# !p & !q & !r # p&r&s # !p & !q & !s); = (!q &!r # q&r&s # !q & !s); =(!r&s # r&!s); = (!s);Page 3 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 21 09:30:28 2024 P22V10GC Chip Diagram: (PLCC package)

P22V10GC

qp dc



SIGNATURE: N/A


Т


Page 4 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Feb 21 09:30:28 2024

P22V10GC Chip Diagram: (SSOP package)

P22V10GC





SIGNATURE: N/A

Page 5

ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 21 09:30:28 2024

P22V10GC Resource Allocations:

```
|Resource | Design |
   Device
            | Available | Requirement | Unused
   Resources
Input Pins:
    Input:
             12
                        8 (66 %)
Output Pins:
    In/Out:
                       6 (60 %)
             10
Buried Nodes:
    Input Reg: |
    Pin Reg: |
              10
                       | 10 (100 %)
    Buried Reg: |
```

Page 6

ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Feb 21 09:30:28 2024

P22V10GC Product Terms Distribution:

Signal Name	Pin Terms Terms Terms Assigned Used Max Unused
a	27 4 8 4
С	26 3 10 7
b	25 2 12 10
а	24 1 14 13

==== List of Inputs/Feedbacks ====

Signal Name	Pin Pin Type	l
p q r s	3 INPUT 4 INPUT 5 INPUT 6 INPUT	

♠

Page 7 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart

Wed Feb 21 09:30:28 2024

P22V10GC Unused Resources:

Pin Pin Product Flip-flop							
Numb	er Type	Term	s	Type			
=====	:== ====	=== ===		=====	=======		
7	INPUT	-	-				
9	INPUT	-	-				
10	INPUT	-	-				
11	INPUT	-	-				
12	INPUT	-	-				
13	INPUT	-	-				
16	INPUT	-	-				
17	BIDIR N	ORMAI	L 8	D			
18	BIDIR N	ORMAI	L 10	D			
19	BIDIR N	ORMAI	L 12	D			
20	BIDIR N	ORMAI	L 14	D			
21	BIDIR	ORMAI	L 16	D			
23	BIDIR	ORMAI	L 16	j D			