
Page 1 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 07 09:50:30 2024 : 'half\_adder' Module Input files: ABEL PLA file : half\_adder.tt3 Device library : P22V10GC.dev Output files: Report file : half adder.rpt Programmer load file: half adder.jed ♠ Page 2 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 07 09:50:30 2024 P22V10GC Programmed Logic: sum = (!a & b # a & !b); carry\_out = (a & b); Page 3 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart Wed Feb 07 09:50:30 2024 P22V10GC Chip Diagram: (PLCC package) P22V10GC С а r r У u u

b a

m t



SIGNATURE: N/A

**^** 


Page 4 ispLEVER Classic 2.1.00.02.49.20 - Device Utilization Chart


Wed Feb 07 09:50:30 2024

P22V10GC Chip Diagram: (SSOP package)

\_\_\_\_\_

## P22V10GC





## P22V10GC Unused Resources:

Pin   Pin   Product   Flip-flop Number   Type   Terms   Type ====== ==============================							
	INPUT		-				
	INPUT		-				
7	INPUT	-	-				
9	INPUT	-	-				
10	INPUT	- 1	-				
11	INPUT	-	i -				
12	INPUT	- '	l -				
13	INPUT	-	j -				
16	INPUT	-	j -				
17	BIDIR	NORMAI	L 8	[	)		
18	j BIDIR j	<b>NORMAI</b>	L 10	İ	D		
	j BIDIR j			i	D		
	į BIDIR į			i	D		
21	i BIDIR i			i	D		
23	BIDIR			i	_ D		
24	BIDIR			i	D		
25	: :	NORMAI		!	ח		
25	ן אוטוט ן	INCINIM	_ 12	ı	U		