

```

1  -- Testbench for Laboratory 11 Spring 2024
2
3
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8  use work.all;
9
10
11  entity spi_mux_digit_driver_tb is
12  end spi_mux_digit_driver_tb;
13
14  architecture TB_ARCHITECTURE of spi_mux_digit_driver_tb is
15
16      -- Stimulus signals - signals mapped to the input and inout ports of
17      -- tested entity
18      signal rst_bar : std_logic;
19      signal clk : std_logic;
20      signal mosi : std_logic;
21      signal sck : std_logic;
22      signal ss_bar : std_logic;
23      signal sel : std_logic_vector(1 downto 0) := "00";
24      -- Observed signals - signals mapped to the output ports of tested
25      -- entity
26      signal seg_data_out : std_logic_vector(7 downto 0);
27      signal seg_drive : std_logic_vector(7 downto 0);
28
29      -- system clock period is being specified relative to shift
30      -- clock period so that effect of changing the system clock
31      -- on system's operation can be observed
32      constant sck_period : time := 4.0 us;
33      constant period : time := sck_period/4.0;
34      signal end_sim : boolean := false;
35
36  begin
37
38      -- Unit Under Test port map
39      UUT : entity spi_mux_digit_driver
40      port map (
41          rst_bar => rst_bar,
42          clk => clk,
43          mosi => mosi,
44          sck => sck,
45          ss_bar => ss_bar,
46          sel => sel,
47          seg_drive => seg_drive
48      );
49
50      -- generate system reset
51      rst_bar <= '0', '1' after period;
52
53
54      -- system clock runs until end_sim = false
55      clock_gen : process

```

```

56     begin
57         clk <= '0';
58         loop
59             wait for period/2;
60             clk <= not clk;
61             exit when end_sim = true;
62         end loop;
63         wait;
64     end process;
65
66
67     -- Generate SPI Shift Clock and MOSI data
68     send_spi_byte: process
69         variable data_in : std_logic_vector(7 downto 0);
70         variable addr : unsigned(7 downto 0) := "00000000";
71
72     begin
73         for k in 0 to 15 loop
74             data_in := "10000000" or std_logic_vector(addr) or
std_logic_vector(to_unsigned(k, 8));
75             ss_bar <= '1'; -- select slave
76             sck <= '0';    -- starting shift clock value CPOL = 0
77             mosi <= '0';
78
79             wait for 2 * sck_period;
80             ss_bar <= '0';
81             wait for sck_period;
82             for i in 7 downto 0 loop -- generate 8 data bits
83
84                 mosi <= data_in(i); -- and shift clock pulses
85                 wait for sck_period/2;
86                 sck <= not sck;
87                 wait for sck_period/2;
88                 sck <= not sck;
89             end loop; -- i index
90             wait for sck_period;
91             ss_bar <= '1'; -- deselect slave
92
93             for n in 0 to 3 loop
94                 sel <= std_logic_vector(to_unsigned(n, 2));
95                 wait for 10 * sck_period;
96             end loop; -- n indexed loop
97
98             addr := (addr + "00010000") and "00110000";
99         end loop; -- k indexed loop
100         end_sim <= true; -- stop system clock
101         std.env.finish; -- stop simulation
102     end process;
103 end tb_architecture;
104
105
106
107

```