```
1
   ______
2
   -- Title : load_digit_fsm
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\load digit fsm.vhd
11 -- Generated : Tue Apr 30 00:02:22 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity load digit fsm is
27
       port (
28
           rst_bar : in std_logic; -- asynchronous system reset
29
           clk : in std_logic; -- system clock
30
           ss_bar_pe : in std_logic; -- positive edge of ss_bar detected
31
           ld cmd : in std logic; -- bit 7 is '1' for load command
           load dig : out std logic -- enable a hex_digit to be loaded
32
33
34 end load_digit_fsm;
35
36 architecture moore_fsm of load_digit_fsm is
   type state is (wait for sb 0, wait for sb 1, wait ldc 1, output state);
37
38 signal present state, next state : state;
39 begin
40
       -- first state : detects rst bar
41
       state reg : process (clk, rst bar)
42
       begin
43
          if rst bar = '0' then
44
              present state <= wait for sb 0;</pre>
45
          elsif rising edge(clk) then
46
              present state <= next state;</pre>
47
          end if;
48
       end process;
49
50
       -- process where it outputs
51
       outputs: process (present state)
52
       begin
```

```
53
              case present state is
54
                  when output_state => load dig <= '1';</pre>
55
                  when others => load_dig <= '0';</pre>
56
              end case;
57
         end process;
58
59
         nxt state: process (present state, ss bar pe, ld cmd)
60
         begin
61
              case present state is
62
                  when wait_for_sb_0 =>
63
                  if ss_bar_pe = '0' then
64
                       next_state <= wait_for_sb_1;</pre>
65
66
                       next_state <= wait_for_sb_0;</pre>
67
                  end if;
68
                  when wait_for_sb_1 =>
if ss_bar_pe = '1' then
69
70
71
                       next_state <= wait_ldc_1;</pre>
72
                  else
73
                       next state <= wait for sb 1;</pre>
74
                  end if;
75
76
                  when wait ldc 1 =>
77
                  if ld \ cmd = '1' \ then
78
                       next state <= output state;</pre>
79
                  else
80
                       next state <= wait ldc 1;</pre>
81
                  end if;
82
83
                  when output state =>
84
                  next state <= wait for sb 0;</pre>
85
86
                  when others =>
87
                  next_state <= wait_for_sb_0;</pre>
88
89
              end case;
90
         end process;
91
92
    end moore_fsm;
93
```