```
1
    ______
2
   -- Title : hex_digit_reg

-- Design : prelab11

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
5
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\hex digit reg.vhd
11 -- Generated : Mon Apr 29 20:18:24 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
25 entity hex digit reg is
26
       port (
27
           rst bar : in std_logic; -- asynchronous reset
28
           clk : in std_logic; -- system clock
           load_en1 : in std_logic; -- enable load
load_en2 : in std_logic; -- enable load
29
30
31
           hex dig in : in std logic vector(3 downto 0); -- received data in
32
           hex_dig_out : out std_logic_vector(3 downto 0) -- received data out
33
       );
34 end hex_digit_reg;
35
36 architecture behavioral of hex digit reg is
37 begin
38
       reg : process (clk, rst bar)
39
       begin
40
           if rst bar = '0' then
41
              hex dig out <= (others => '0');
           elsif rising_edge(clk) then
42
43
              if (load_en1 = '1') and (load_en2 = '1') then
44
                  hex dig out <= hex dig in;
45
              end if;
           end if:
46
47
       end process;
48 end behavioral;
49
```