```
1
2
   -- Title : hex_dig_mux_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
    382\Prelab11\Prelab11\prelab11\src\hex dig mux tb.vhd
11 -- Generated : Tue Apr 30 13:06:07 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity hex dig mux tb is
27 end hex_dig_mux_tb;
28
29 architecture hex_dig_mux_tb of hex_dig_mux_tb is
30
    signal hex dig 0, hex dig 1, hex dig 2, hex dig 3 : std logic vector(3
    downto 0);
31
   signal sel : std_logic_vector(1 downto 0);
32 signal hex_dig_out : std_logic_vector(3 downto 0);
33
34 type test_vector is record
35
        hex_dig_0 : std_logic_vector(3 downto 0);
36
        hex dig 1 : std logic vector(3 downto 0);
37
        hex dig 2 : std logic vector(3 downto 0);
38
        hex_dig_3 : std_logic_vector(3 downto 0);
        sel : std_logic_vector(1 downto 0);
39
        hex dig out : std_logic_vector(3 downto 0);
40
41 end record:
42
43 type test_table is array (natural range <>) of test_vector;
44
45 constant LUT : test_table := (
      ("0001", "0010", "0100", "1000", "00", "0001"), ("0001", "0010", "0100", "1000", "01", "0010"), ("0001", "0010", "0100", "1000", "10", "0100"), ("0001", "0010", "0100", "1000", "11", "1000")
46
47
48
49
50
        );
51
```

```
52
53 begin
54
         UUT : entity hex dig mux
55
             port map (
56
                  hex dig 0 \Rightarrow \text{hex dig } 0,
57
                  hex dig 1 => hex dig 1,
58
                  hex dig 2 \Rightarrow hex dig 2,
59
                  hex_dig_3 => hex_dig_3,
                            => sel,
60
                  sel
                  hex_dig_out => hex_dig_out
61
62
             );
63
64
65
         tb: process
         begin
66
67
             for i in LUT'range loop
                  hex_dig_0 <= LUT(i).hex_dig_0;</pre>
68
69
                  hex_dig_1 <= LUT(i).hex_dig_1;</pre>
70
                  hex_dig_2 <= LUT(i).hex_dig_2;</pre>
71
                  hex dig 3 <= LUT(i).hex dig 3;</pre>
72
                  sel
                             <= LUT(i).sel;
73
                 wait for 20 ns;
74
                  assert hex dig out = LUT(i).hex dig out
75
                  report "Error at select input : " & to_string(sel)
76
                  severity error;
77
             end loop;
78
             std.env.finish;
79
         end process;
80
81
82
83 end hex_dig_mux_tb;
84
```