```
1
     -- Testbench for Laboratory 11 Spring 2024
2
3
4
5
    library ieee;
6
     use ieee.std logic 1164.all;
7
     use ieee.numeric std.all;
8
     use work.all;
9
10
11
     entity spi_mux_digit_driver_tb is
12
     end spi_mux_digit_driver_tb;
13
14
     architecture TB ARCHITECTURE of spi mux digit driver tb is
15
16
         -- Stimulus signals - signals mapped to the input and inout ports of
     tested entity
17
         signal rst_bar : std_logic;
18
         signal clk : std_logic;
19
         signal mosi : std_logic;
20
         signal sck : std logic;
21
         signal ss bar : std_logic;
         signal sel : std_logic_vector(1 downto 0) := "00";
22
23
         -- Observed signals - signals mapped to the output ports of tested
     entity
24
         -- Signal data out : std logic vector(7 downto 0);
25
         signal seg drive : std_logic_vector(7 downto 0);
26
27
         -- system clock period is being specified relative to shift
28
         -- clock period so that effect of changing the system clock
29
         -- on system's operation can be observed
30
         constant sck period : time := 4.0 us;
31
         constant period : time := sck_period/4.0;
32
         signal end_sim : boolean := false;
33
34
35
    begin
36
37
         -- Unit Under Test port map
38
         UUT : entity spi_mux_digit_driver
39
         port map (
40
             rst bar => rst bar,
41
             clk => clk,
42
             mosi => mosi,
43
             sck => sck,
44
             ss bar => ss bar,
             sel => sel,
45
46
             seg drive => seg drive
47
             );
48
49
50
         -- generate system reset
51
         rst bar <= '0', '1' after period;
52
53
54
         -- system clock runs until end sim = false
55
         clock gen : process
```

```
56
         begin
57
             clk <= '0';
58
             loop
59
                wait for period/2;
60
                 clk <= not clk;</pre>
61
                 exit when end sim = true;
62
            end loop;
63
            wait;
64
        end process;
65
66
         -- Generate SPI Shift Clock and MOSI data
67
68
         send spi byte: process
69
             variable data_in : std_logic_vector(7 downto 0);
70
            variable addr : unsigned(7 downto 0) := "000000000";
71
72
        begin
73
             for k in 0 to 15 loop
74
                 data_in := "10000000" or std_logic_vector(addr) or
     std_logic_vector(to unsigned(k, 8));
75
                 ss_bar <= '1'; -- select slave</pre>
                 sck <= '0';
76
                                -- starting shift clock value CPOL = 0
                 mosi <= '0';
77
78
79
                wait for 2 * sck period;
80
                 ss bar <= '0';
81
                wait for sck period;
82
                for i in 7 downto 0 loop -- generate 8 data bits
83
                    mosi <= data in(i);</pre>
                                             -- and shift clock pulses
84
                    wait for sck period/2;
85
                     sck <= not sck;</pre>
86
                    wait for sck_period/2;
87
                     sck <= not sck;</pre>
88
                 89
                 wait for sck_period;
90
                 ss_bar <= '1'; -- deselect slave</pre>
91
92
                 for n in 0 to 3 loop
93
                     sel <= std_logic_vector(to_unsigned(n, 2));</pre>
94
                     wait for 1\overline{0} * sck period;
95
                 end loop; -- n indexed loop
96
                 addr := (addr + "00010000") and "00110000";
97
98
            end loop; -- k indexed loop
99
            -- stop simulation
100
             std.env.finish;
101
        end process;
102
103
    end tb architecture;
104
105
106
107
```