Dongyun Lee

ID: 112794190

PreLab11: Multi-Digit Muxed Seven Segment SPI

ESE382-L01

Bench #4

```
1
   ______
2
   -- Title : rx_buff_reg

-- Design : prelab11

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\rx buff reg.vhd
11 -- Generated : Mon Apr 29 16:13:14 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
25 entity rx buff reg is
26
       port (
27
           rst bar : in std_logic; -- asynchronous reset
28
           clk : in std_logic; -- system clock
29
          load_en : in std_logic; -- enable shift
30
           rx buff in : in std logic vector(7 downto 0); -- received data in
31
           rx_buff_out : out std_logic_vector(7 downto 0) -- received data out
32
       );
33
   end rx_buff_reg;
34
35
   architecture Behavioral of rx buff reg is
36 begin
37
       double buffer : process (clk, rst bar)
38
       begin
39
          if rst bar = '0' then
40
              rx buff out <= (others => '0');
41
          elsif rising edge(clk) then
              if load_en = '1' then
42
43
                  rx buff out <= rx buff in;</pre>
44
              end if;
45
46
          end if;
47
       end process;
48 end Behavioral;
49
```

```
1
   ______
2
   -- Title : rx_buff_reg_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\rx buff reg tb.vhd
11 -- Generated : Mon Apr 29 16:33:59 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity rx buff reg tb is
27 end rx buff reg tb;
28
29 architecture rx_buff_reg_tb of rx_buff_reg_tb is
30
   signal rst_bar, clk, load_en : std_logic; --input
   signal rx_buff_in : std_logic_vector(7 downto 0); -- input load
32
   signal rx_buff_out : std_logic_vector(7 downto 0); -- output load
33
34 constant clk period : time := 10ns;
35 begin
36
37 UUT: entity rx buff reg
38
      port map (
39
       rst bar => rst bar,
40
       clk => clk,
41
       load en => load en,
       rx_buff_in => rx_buff_in,
42
43
       rx buff out => rx buff out
44 );
45
46
       clock_tb : process
47
       begin
48
          while true loop
49
          clk <= '0';
50
         wait for clk_period/2;
51
         clk <= '1';
52
         wait for clk period/2;
```

```
53
            end loop;
54
        end process;
55
56
        tb: process
57
        begin
58
            -- reset
59
            rst bar <= '0';
            wait for clk_period * 2;
60
            rst_bar <= '1';
61
62
            wait for clk_period * 2;
63
            -- load buffer
64
            rx buff in <= "10101010";
65
            load en <= '1';
66
67
            wait for clk_period;
68
            load_en <= \overline{0};
69
70
            wait for clk_period * 5;
71
72
            for i in 0 to 255 loop
73
                 rx buff in <= std_logic_vector(to unsigned(i, 8));</pre>
74
                load en <= '1';
75
                wait for clk period;
76
                load en <= '0';
                wait for clk_period;
77
78
                 assert rx_buff_out = std_logic_vector(to_unsigned(i,8))
                 report "Error at " & integer'image(i)
79
80
                 severity error;
81
            end loop;
82
            std.env.finish;
83
        end process;
84
85 end rx_buff_reg_tb;
86
```

```
1
    ______
2
   -- Title : hex_digit_reg

-- Design : prelab11

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
5
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\hex digit reg.vhd
11 -- Generated : Mon Apr 29 20:18:24 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
25 entity hex digit reg is
26
       port (
27
           rst bar : in std_logic; -- asynchronous reset
28
           clk : in std_logic; -- system clock
           load_en1 : in std_logic; -- enable load
load_en2 : in std_logic; -- enable load
29
30
31
           hex dig in : in std logic vector(3 downto 0); -- received data in
32
           hex_dig_out : out std_logic_vector(3 downto 0) -- received data out
33
       );
34 end hex_digit_reg;
35
36 architecture behavioral of hex digit reg is
37 begin
38
       reg : process (clk, rst bar)
39
       begin
40
           if rst bar = '0' then
41
              hex dig out <= (others => '0');
           elsif rising_edge(clk) then
42
43
              if (load_en1 = '1') and (load_en2 = '1') then
44
                  hex dig out <= hex dig in;
45
              end if;
           end if:
46
47
       end process;
48 end behavioral;
49
```

```
1
   ______
2
   -- Title : hex_digit_reg_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\hex digit reg tb.vhd
11 -- Generated : Mon Apr 29 20:28:44 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity hex digit reg tb is
27 end hex_digit_reg_tb;
28
29
30
   architecture hex_digit_reg_tb of hex_digit_reg_tb is
   signal rst_bar, clk, load_en1, load_en2 : std_logic;
32
   signal hex_dig_in : std_logic_vector (3 downto 0);
   signal hex_dig_out : std_logic_vector (3 downto 0);
33
34
35
   constant clk period : time := 20ns;
36 begin
37
       UUT: entity hex digit reg
38
          port map(
39
          rst bar => rst bar,
40
          clk => clk,
41
          load en1 => load en1,
          load en2 => load en2,
42
43
          hex dig in => hex dig in,
44
          hex dig out => hex dig out
45
          );
46
47
48
       clk tb : process
49
       begin
50
          while true loop
51
          clk <= '0';
52
          wait for clk period/2;
```

```
53
            clk <= '1';
54
            wait for clk period/2;
55
            end loop;
56
        end process;
57
58 -- Stimulus process
59 tb: process
60 begin
        -- reset
61
        rst_bar <= '0';
62
63
        wait for clk_period * 2;
64
        rst_bar <= '1';
65
        wait for clk_period * 2;
66
67
        -- Testing different inputs
68
        for i in 0 to 15 loop -- only 16 possible values for 4 bits
69
            hex_dig_in <= std_logic_vector(to_unsigned(i, 4));</pre>
            load_en1 <= '1';
load_en2 <= '1';
70
71
72
            wait for clk period;
73
            load en1 <= '0';
74
            load en2 <= '0';
75
76
            -- Conditional assertion check
            if load_en1 = '1' and load_en2 = '1' then
77
78
                assert hex_dig_out = std_logic_vector(to_unsigned(i, 4))
79
                     report "Error at : " & integer'image(i)
80
                     severity error;
81
            end if;
82
83
            -- Wait a bit before the next test to see changes clearly in
    simulation
84
            wait for clk_period * 2;
85
        end loop;
86
87
        -- Finish test
88
        std.env.finish;
89 end process;
90
91
92
93 end hex_digit_reg_tb;
94
```

```
1
   ______
2
   -- Title : decoder_2to4

-- Design : prelab11

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\decoder 2to4.vhd
11 -- Generated : Mon Apr 29 22:16:17 2024

12 -- From : interface description file


13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16 --
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
25 entity decoder 2to4 is
26
      port (
          b : in std_logic; -- most significant address bit
27
28
          a : in std_logic; -- least significant address bit
29
          Y : out std_logic_vector(3 downto 0) -- selected output asserted
   high
30
31
  end decoder_2to4;
32
33 architecture dataflow of decoder_2to4 is
34 begin
35
       Y \le "0001" when (a & b = "00") else
36
        "0010" when (a & b = "01") else
       "0100" when (a & b = "10") else
37
38
       "1000" when (a & b = "11") else
39
        (others => '0'); -- default case to handle undefined statesend
   dataflow:
40 end dataflow;
```

```
1
    ______
2
   -- Title : decoder_2to4_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\decoder 2to4 tb.vhd
11 -- Generated : Mon Apr 29 22:33:59 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
   ______
15
16 --
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26
27 entity decoder_2to4_tb is
28 end decoder_2to4_tb;
29
30 architecture decoder 2to4 tb of decoder 2to4 tb is
31 signal a, b : std_logic;
32 signal Y : std_logic_vector(3 downto 0);
33
34 type test_vector is record
    a : std_logic;
35
36
       b : std_logic;
37
       Y : std logic vector(3 downto 0);
38 end record;
39
40 type test vector table is array (natural range <>) of test vector;
41
42 constant LUT : test_vector_table := (
43 -- a b Y
44 ('0', '0', "0001"),
45 ('0', '1', "0010"),
46 ('1', '0', "0100"),
47 ('1', '1', "1000")
48 );
49
50
51 begin
52 UUT : entity decoder 2to4
```

```
53
             port map (
54
            a \Rightarrow a,
55
            b \Rightarrow b,
56
             Y => Y
57
             );
58
59
        tb : process
60
        begin
61
             for i in LUT'range loop
                 a <= LUT(i).a;
62
63
                 b <= LUT(i).b;
64
                 wait for 20ns;
                 assert Y = LUT(i).Y
65
                 report "Error at input : " & std_logic'image(a) & std_logic'
66
    image(b)
67
                 severity error;
             end loop;
68
69
             std.env.finish;
70
        end process;
71
    end decoder_2to4_tb;
72
73
```



```
1
   ______
2
   -- Title : load_digit_fsm
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\load digit fsm.vhd
11 -- Generated : Tue Apr 30 00:02:22 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity load digit fsm is
27
       port (
28
           rst_bar : in std_logic; -- asynchronous system reset
29
           clk : in std_logic; -- system clock
30
           ss_bar_pe : in std_logic; -- positive edge of ss_bar detected
31
           ld cmd : in std logic; -- bit 7 is '1' for load command
           load dig : out std logic -- enable a hex_digit to be loaded
32
33
34 end load_digit_fsm;
35
36 architecture moore_fsm of load_digit_fsm is
   type state is (wait for sb 0, wait for sb 1, wait ldc 1, output state);
37
38 signal present state, next state : state;
39 begin
40
       -- first state : detects rst bar
41
       state reg : process (clk, rst bar)
42
       begin
43
          if rst bar = '0' then
44
              present state <= wait for sb 0;</pre>
45
          elsif rising edge(clk) then
46
              present state <= next state;</pre>
47
          end if;
48
       end process;
49
50
       -- process where it outputs
51
       outputs: process (present state)
52
       begin
```

```
53
              case present state is
54
                  when output_state => load dig <= '1';</pre>
55
                  when others => load_dig <= '0';</pre>
56
              end case;
57
         end process;
58
59
         nxt state: process (present state, ss bar pe, ld cmd)
60
         begin
61
              case present state is
62
                  when wait_for_sb_0 =>
63
                  if ss_bar_pe = '0' then
64
                       next_state <= wait_for_sb_1;</pre>
65
66
                       next_state <= wait_for_sb_0;</pre>
67
                  end if;
68
                  when wait_for_sb_1 =>
if ss_bar_pe = '1' then
69
70
71
                       next_state <= wait_ldc_1;</pre>
72
                  else
73
                       next state <= wait for sb 1;</pre>
74
                  end if;
75
76
                  when wait ldc 1 =>
77
                  if ld \ cmd = '1' \ then
78
                       next state <= output state;</pre>
79
                  else
80
                       next state <= wait ldc 1;</pre>
81
                  end if;
82
83
                  when output state =>
84
                  next state <= wait for sb 0;</pre>
85
86
                  when others =>
87
                  next_state <= wait_for_sb_0;</pre>
88
89
              end case;
90
         end process;
91
92
    end moore_fsm;
93
```

```
1
   ______
2
   -- Title : load_digit_fsm_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
7
   ______
8
10 -- File : \\Mac\Home\Documents\\SBU 2024 Spring\\ESE
   382\Prelab11\Prelab11\prelab11\src\load digit fsm tb.vhd
11 -- Generated : Tue Apr 30 01:08:38 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity load digit fsm tb is
27 end load_digit_fsm_tb;
28
29 architecture load_digit_fsm_tb of load_digit_fsm_tb is
30 -- Signals for the FSM inputs and outputs
31 signal rst_bar : std_logic;
32 signal clk : std_logic;
33 signal ss_bar_pe : std_logic;
34 signal ld_cmd : std_logic;
35
   signal load_dig : std_logic;
36
37 begin
38 UUT: entity load_digit_fsm
39
          port map (
40
              rst bar => rst bar,
              clk => clk,
41
              ss_bar_pe => ss_bar_pe,
42
43
              ld_cmd => ld_cmd,
44
              load dig => load dig
45
          );
46
47
       -- Clock process
48
       clocking : process
49
       begin
50
       while true loop
51
           clk <= '0';
52
              wait for 10 ns; -- Clock low for 10 ns
```

```
53
                clk <= '1';
54
                wait for 10 ns; -- Clock high for 10 ns
55
            end loop;
56
       end process;
57 -- Test stimulus process
58 stim proc : process
59 begin
60
        -- Initial Reset
61
        rst bar <= '0';
62
        ss bar pe <= '0';
        ld cmd <= '0';
63
64
        wait for 100 ns; -- Hold reset for a few clock cycles
65
        rst bar <= '1';
66
        wait for 100 ns; -- Wait after reset is de-asserted
67
68
        -- First event: simulating ss_bar_pe positive edge
        ss bar pe <= '1';
69
70
        wait for 40 ns; -- Wait long enough for FSM to detect ss bar pe
71
72
        -- Second event: simulating ld cmd being '1'
73
        ld cmd <= '1';
74
        wait for 80 ns; -- Wait long enough for FSM to detect ld cmd
75
        -- Both ss_bar_pe and ld_cmd are '1', now the FSM should transition to
76
   output state
77
        -- FSM should now output '1' on load dig signal
78
        -- Wait and observe the load dig signal in the waveform viewer
79
        wait for 40 ns;
80
81
       -- De-assert ld cmd and ss bar pe to observe FSM returning to wait
    state
82
       ld cmd <= '0';
83
        ss_bar_pe <= '0';
84
       wait for 40 ns;
85
86
        -- Asserting only ss_bar_pe to '1' to ensure FSM does not transition to
    output_state incorrectly
87
        ss_bar_pe <= '1';
88
        wait for 40 ns;
89
90
        -- End the simulation
91
        wait;
92 end process;
93
94 end load digit fsm tb;
95
```

```
1
   ______
2
   -- Title : hex_dig_mux
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\hex dig mux.vhd
11 -- Generated : Tue Apr 30 12:04:27 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20 library ieee;
21 use ieee.std_logic_1164.all;
22 use ieee.numeric std.all;
23
24 entity hex dig mux is
25
      port (
26
          hex dig 0 : in std_logic_vector(3 downto 0); -- mux input vectors
          hex_dig_1 : in std_logic_vector(3 downto 0); -- mux input vectors
27
28
          hex_dig_2 : in std_logic_vector(3 downto 0); -- mux input vectors
29
          hex_dig_3 : in std_logic_vector(3 downto 0); -- mux input vectors
30
          sel : in std logic vector(1 downto 0); -- multiplexer select inputs
31
          hex dig out : out std logic vector(3 downto 0) -- multiplexer
   output
32
    );
33
   end hex_dig_mux;
34
35 architecture behavioral of hex_dig_mux is
36 begin
37
       with sel select
38
       hex dig out <= hex dig 0 when "00",
39
       hex dig 1 when "01"
       hex_dig_2 when "10"
40
       hex_dig_3 when "11",
41
42
       "----" when others;
43
44 end behavioral;
45
```

```
1
2
   -- Title : hex_dig_mux_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
    382\Prelab11\Prelab11\prelab11\src\hex dig mux tb.vhd
11 -- Generated : Tue Apr 30 13:06:07 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity hex dig mux tb is
27 end hex_dig_mux_tb;
28
29 architecture hex_dig_mux_tb of hex_dig_mux_tb is
30
    signal hex dig 0, hex dig 1, hex dig 2, hex dig 3 : std logic vector(3
    downto 0);
31
   signal sel : std_logic_vector(1 downto 0);
32 signal hex_dig_out : std_logic_vector(3 downto 0);
33
34 type test_vector is record
35
        hex_dig_0 : std_logic_vector(3 downto 0);
36
        hex dig 1 : std logic vector(3 downto 0);
37
        hex dig 2 : std logic vector(3 downto 0);
38
        hex_dig_3 : std_logic_vector(3 downto 0);
        sel : std_logic_vector(1 downto 0);
39
        hex dig out : std_logic_vector(3 downto 0);
40
41 end record:
42
43 type test_table is array (natural range <>) of test_vector;
44
45 constant LUT : test_table := (
      ("0001", "0010", "0100", "1000", "00", "0001"), ("0001", "0010", "0100", "1000", "01", "0010"), ("0001", "0010", "0100", "1000", "10", "0100"), ("0001", "0010", "0100", "1000", "11", "1000")
46
47
48
49
50
        );
51
```

```
52
53 begin
54
        UUT : entity hex dig mux
55
             port map (
56
                 hex dig 0 \Rightarrow hex dig 0,
57
                 hex dig 1 => hex dig 1,
58
                 hex dig 2 \Rightarrow hex dig 2,
59
                 hex_dig_3 => hex_dig_3,
                            => sel,
60
                 sel
                 hex_dig_out => hex_dig_out
61
62
             );
63
64
65
        tb: process
         begin
66
67
             for i in LUT'range loop
                 hex_dig_0 <= LUT(i).hex_dig_0;</pre>
68
69
                 hex_dig_1 <= LUT(i).hex_dig_1;</pre>
70
                 hex_dig_2 <= LUT(i).hex_dig_2;</pre>
71
                 hex dig 3 <= LUT(i).hex dig 3;</pre>
72
                 sel
                            <= LUT(i).sel;
73
                 wait for 20 ns;
74
                 assert hex dig out = LUT(i).hex dig out
75
                 report "Error at select input : " & to_string(sel)
76
                 severity error;
77
             end loop;
78
             std.env.finish;
79
        end process;
80
81
82
83 end hex_dig_mux_tb;
84
```

```
1
2
    -- Title : spi_mux_digit_driver
-- Design : prelabll
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
7
     ______
8
9
10
     -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
     382\Prelab11\Prelab11\prelab11\src\spi mux digit driver.vhd
    -- Generated : Tue Apr 30 15:39:45 2024

-- From : interface description file

-- By : Itf2Vhdl ver. 1.22
11
12
13
14
     - -
15
     ______
16
17
     -- Description :
18
19
20
21
     -----slv spi rx shifter-----
22
    library ieee;
23
     use ieee.std logic 1164.all;
24
     use ieee.numeric std.all;
25
26
27
     entity slv_spi_rx_shifter is
28
         port(
             rxd : in std_logic; -- Data received from master rst_bar : in std_logic; -- Asynchronous reset sel_bar : in std_logic; -- Selects shifter for
29
30
31
     operation
             32
             clk
33
34
             rx data out: out std logic vector(7 downto 0) -- Received data
35
         );
36
     end entity slv spi rx shifter;
37
38
39
     architecture slv_spi_rx_shifter of slv spi rx shifter is
     begin
40
         shift: process (clk, rst bar)
41
42
         -- variable memory : unsigned(7 downto 0);
43
         begin
44
             if rst bar = '0' then
45
                 rx data out <= (others => '0');
             elsif rising edge(clk) then
46
47
                 if sel bar = '0' then
                      if (shift_en = '1') and (rxd = '1' or rxd = '0') then
    rx_data_out <= rx_data_out(6 downto 0) & rxd;</pre>
48
49
50
                      end if;
51
                 end if;
```

```
52
53
             end if;
54
55
         end process;
56
     end slv spi rx shifter;
57
58
59
     -----------edge det------
60
     library ieee;
     use ieee.std logic 1164.all;
61
62
     use ieee.numeric_std.all;
63
64
65
     entity edge_det is
66
         port(
                      : in std_logic; -- Asynchronous system reset
67
             rst bar
                       : in std_logic; -- System clock
: in std_logic; -- Input signal
68
             clk
69
             siq
70
             pos
                       : in std_logic; -- '1' for positive edge, '0' for
     negative
71
             sig edge : out std logic -- High for one system clk after edge
     detected
72
        );
73
     end entity edge det;
74
75
76
     architecture moore_fsm of edge_det is
77
     type state is (state a, state b, state c);
78
     signal present state, next state : state;
79
     begin
80
         -- first state : detects rst bar
81
         state reg: process (clk, rst bar)
82
         begin
83
             if rst bar = '0' then
84
                 present state <= state a;</pre>
85
             elsif rising_edge(clk) then
86
                 present_state <= next_state;</pre>
87
             end if;
88
         end process;
89
90
         -- process where it outputs
91
         outputs: process (present state)
92
         begin
93
             case present_state is
94
                 when state c => sig edge <= '1';
95
                 when others => sig edge <= '0';
96
             end case:
97
         end process;
98
99
         nxt state: process (present state, sig)
100
         begin
101
             case present state is
102
                 when state a =>
                 if (pos = '1' and sig = '0') or (pos = '0' and sig = '1') then
103
104
                     next state <= state b;</pre>
105
                 else
106
                     next state <= state a;</pre>
```

```
107
                end if;
108
109
                when state b =>
110
                if (pos = '1' and sig = '1') or (pos = '0' and sig = '0') then
111
                    next state <= state c;</pre>
112
                else
113
                    next state <= state b;</pre>
114
                end if;
115
116
                when others =>
117
                if (pos = '1' and sig = '0') or (pos = '0' and sig = '1') then
118
                    next state <= state b;</pre>
119
120
                    next_state <= state_a;</pre>
121
                end if;
122
            end case;
123
        end process;
124
125
    end moore_fsm;
126
127
128
     -----rx buff reg-----
129 library ieee;
130 use ieee.std logic 1164.all;
131
    use ieee.numeric std.all;
132
133
    entity rx buff reg is
134
        port (
135
            rst bar : in std logic; -- asynchronous reset
136
            clk : in std_logic; -- system clock
137
            load en : in std_logic; -- enable shift
            rx buff in : in std_logic_vector(7 downto 0); -- received data in
138
139
            rx_buff_out : out std_logic_vector(7 downto 0) -- received data
    out
140
        );
141
    end rx_buff_reg;
142
143
    architecture Behavioral of rx_buff_reg is
144
    begin
145
        double buffer: process (clk, rst bar)
146
        begin
147
            if rst bar = '0' then
                rx buff out <= (others => '0');
148
149
            elsif rising edge(clk) then
150
                if load en = '1' then
                    rx buff out <= rx buff in;</pre>
151
152
                end if;
153
154
            end if;
155
        end process;
156 end Behavioral;
157
158
     ------hex digit reg-----
159
    library ieee;
160 use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
161
162
```

```
entity hex digit reg is
163
164
        port (
165
            rst bar : in std logic; -- asynchronous reset
166
            clk : in std_logic; -- system clock
167
            load en1 : in std_logic; -- enable load
            load en2 : in std logic; -- enable load
168
169
            hex dig in : in std logic vector(3 downto 0); -- received data in
            hex dig out : out std logic vector(3 downto 0) -- received data
170
    out
171
        );
172
    end hex_digit_reg;
173
174
    architecture behavioral of hex digit reg is
175
176
        reg : process (clk, rst_bar)
177
        begin
178
            if rst bar = '0' then
179
                hex_dig_out <= (others => '0');
180
            elsif rising_edge(clk) then
                if (load en1 = '1') and (load en2 = '1') then
181
182
                    hex dig out <= hex dig in;
183
                end if;
184
            end if:
        end process;
185
186
    end behavioral;
187
188
    -----decoder 2to4-----
189
190 library ieee;
191
    use ieee.std logic 1164.all;
192 use ieee.numeric std.all;
193
    entity decoder 2to4 is
194
195
        port (
196
            b : in std logic; -- most significant address bit
197
            a : in std logic; -- least significant address bit
198
            Y : out std_logic_vector(3 downto 0) -- selected output asserted
    high
199
        );
200
    end decoder 2to4;
201
    architecture dataflow of decoder 2to4 is
202
203
    begin
204
         Y \le "0001" when (a & b = "00") else
205
         "0010" when (a & b = "01") else
         "0100" when (a & b = "10") else
206
         "1000" when (a & b = "11") else
207
         (others => '0'); -- default case to handle undefined statesend
208
    dataflow;
209
    end dataflow;
210
    -----load digit fsm-----
211
212 library ieee;
213 use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
214
215
216
```

```
entity load digit fsm is
218
         port (
219
              rst bar : in std logic; -- asynchronous system reset
              clk : in std_logic; -- system clock
220
221
              ss bar pe : in std_logic; -- positive edge of ss bar detected
222
             ld cmd : in std logic; -- bit 7 is '1' for load command
223
             load dig : out std logic -- enable a hex digit to be loaded
224
         );
225
     end load digit fsm;
226
     architecture moore_fsm of load_digit_fsm is
227
228
    type state is (wait_for_sb_0, wait_for_sb_1, wait_ldc_1, output_state);
229
    signal present state, next state : state;
230
    begin
231
         -- first state : detects rst_bar
232
         state_reg : process (clk, rst_bar)
233
         begin
234
             if rst bar = '0' then
235
                  present_state <= wait_for_sb_0;</pre>
236
             elsif rising edge(clk) then
237
                  present state <= next state;</pre>
238
             end if;
239
         end process;
240
241
         -- process where it outputs
242
         outputs: process (present state)
243
         begin
244
             case present state is
                  when output_state => load dig <= '1';</pre>
245
246
                  when others => load dig <= '0';
247
              end case;
248
         end process;
249
250
         nxt_state: process (present_state, ss_bar_pe, ld_cmd)
251
         begin
252
              case present state is
253
                  when wait_for_sb_0 =>
254
                  if ss_bar_pe = '0' then
255
                      next state <= wait for sb 1;</pre>
256
257
                      next state <= wait for sb 0;</pre>
258
                  end if;
259
260
                  when wait for sb 1 =>
                  if ss bar pe = '1' then
261
262
                      next state <= wait ldc 1;</pre>
263
                  else
264
                      next state <= wait for sb 1;</pre>
265
                  end if;
266
267
                  when wait ldc 1 =>
                  if ld cmd = \overline{1} then
268
269
                      next state <= output state;</pre>
270
271
                      next_state <= wait_ldc_1;</pre>
272
                  end if;
273
```

```
274
                when output state =>
275
                next state <= wait for sb 0;</pre>
276
277
                when others =>
                next_state <= wait for sb 0;</pre>
278
279
280
            end case:
281
        end process;
282
283
    end moore fsm;
284
285
286
    -----hex dig mux ------
287
288
    library ieee;
289
    use ieee.std logic 1164.all;
290
    use ieee.numeric std.all;
291
292
    entity hex_dig_mux is
293
        port (
294
            hex dig 0 : in std logic vector(3 downto 0); -- mux input vectors
295
            hex dig 1 : in std_logic_vector(3 downto 0); -- mux input vectors
            hex_dig_2 : in std_logic_vector(3 downto 0); -- mux input vectors
296
            hex dig 3 : in std logic vector(3 downto 0); -- mux input vectors
297
298
            sel : in std_logic_vector(1 downto Θ); -- multiplexer select
    inputs
299
            hex dig out : out std_logic_vector(3 downto 0) -- multiplexer
    output
300
        );
301
    end hex dig mux;
302
303
    architecture behavioral of hex dig mux is
304
    begin
305
        with sel select
306
        hex dig out <= hex dig 0 when "00",
307
        hex_dig_1 when "01",
308
        hex_dig_2 when "10",
        hex_dig_3 when "11",
309
        "----" when others;
310
311
312
    end behavioral;
313
314
    -----hex seven-----
315
    library ieee;
    use ieee.std logic 1164.all;
316
317
    use ieee.numeric std.all;
318
319
320 entity hex_seven is
321
        port(
322
            hex : in std_logic_vector(3 downto 0); -- hexadecimal input
323
            -- segs. a..g right justified
324
            seg drive : out std_logic_vector(7 downto 0)
325
        );
326
    end hex seven;
327
328
```

```
architecture behavioral of hex seven is
330 begin
331
         with hex select
332
         seg drive <=
333
                 "01111110" when "0000", -- 0
334
                "00110000" when "0001", -- 1
                "01101101" when "0010", -- 2
335
                "01111001" when "0011", -- 3
336
                "00110011" when "0100", -- 4
337
                "01011011" when "0101", -- 5
"01011111" when "0110", -- 6
338
339
                "01110000" when "0111", -- 7
340
341
                "01111111" when "1000", -- 8
                "01111011" when "1001", -- 9
342
343
                "01110111" when "1010", -- A
                "00011111" when "1011", -- b
344
                "01001110" when "1100", -- C
345
                "00111101" when "1101", -- d
346
                 "01001111" when "1110", -- E
347
348
                "01000111" when others; -- F
349
    end architecture behavioral;
350
351
352
     353
    library ieee;
354 use ieee.std logic 1164.all;
355
    use ieee.numeric std.all;
356
    use work.all;
357
358
    entity spi mux digit driver is
359
         port(
360
         rst bar : in std_logic; -- asynchronous system reset
361
         clk : in std_logic; -- system clock
362
         mosi : in std_logic; -- master out slave in SPI serial data
363
         sck : in std logic; -- SPI shift clock to slave
364
         ss bar : in std logic; -- slave select signal
365
         sel : in std_logic_vector(1 downto 0);
366
         seg_drive : out std_logic_vector(7 downto 0)
367
         );
368
    end spi mux digit driver;
369
370
    architecture spi mux digit driver of spi mux digit driver is
    signal sig edge to shift en : std logic;
371
    signal rx 8bits : std logic vector(7 downto 0);
372
373 signal u3 to u4 : std logic;
374 signal u4 output 8bits : std_logic_vector(7 downto 0);
    signal u5 output : std_logic_vector(3 downto 0);
375
    signal u12 output : std_logic;
376
377
    signal hex reg 0, hex reg 1, hex reg 2, hex reg 3 : std_logic_vector(3
378
    signal u10 output : std_logic_vector(3 downto 0);
379
    begin
380
        u1 : entity edge det port map (clk => clk, rst bar => rst bar, sig =>
    sck, pos => '1', sig_edge => sig_edge_to_shift_en);
381
        u2 : entity slv_spi_rx_shifter
382
            port map (
383
             shift en => sig edge to shift en,
```

```
384
             clk => clk,
385
             sel bar => ss bar,
386
             rst bar => rst bar,
387
             rxd => mosi,
388
             rx data out => rx 8bits
389
             );
390
         u3 : entity edge det port map (clk => clk, rst bar => rst bar, sig =>
     ss_bar, pos => '1', sig_edge => u3_to_u4);
391
         u4 : entity rx buff reg
392
             port map(
393
             rst_bar => rst_bar,
394
             clk => clk,
395
             load en => u3 to u4,
396
             rx buff in => rx 8bits,
397
             rx_buff_out => u4_output_8bits
398
             );
399
         u5 : entity decoder_2to4
400
             port map(
401
             b => u4_output_8bits(5),
402
             a => u4 output 8bits(4),
403
             y => u5 output
404
             );
405
         u6 : entity hex digit reg
406
             port map(
407
             rst bar => rst bar,
408
             clk => clk,
409
             load en1 => u5 output(\Theta),
410
             load en2 => u12 output,
411
             hex dig in => u4 output 8bits(3 downto 0),
412
             hex dig out => hex reg 0
413
             );
414
415
         u7 : entity hex_digit_reg
416
             port map(
417
             rst bar => rst bar,
418
             clk => clk,
419
             load_en1 => u5_output(1),
420
             load_en2 => u12_output,
421
             hex_dig_in => u4_output_8bits(3 downto 0),
422
             hex_dig_out => hex_reg_1
423
             );
424
425
         u8 : entity hex digit reg
426
             port map(
427
             rst bar => rst bar,
428
             clk => clk,
429
             load en1 => u5 output(2),
430
             load en2 => u12 output,
431
             hex dig in => u4 output 8bits(3 downto 0),
432
             hex dig out => hex reg 2
433
             );
434
435
         u9 : entity hex digit reg
             port map(
436
437
             rst_bar => rst_bar,
438
             clk => clk,
439
             load en1 => u5 output(3),
```

```
440
             load en2 => u12 output,
441
             hex \overline{dig} in => u4 output 8bits(3 downto 0),
442
             hex dig out => hex reg 3
443
             );
444
445
         u10 : entity hex dig mux
446
             port map(
447
             hex_dig_0 => hex_reg_0,
448
             hex_dig_1 => hex_reg_1,
             hex_dig_2 => hex_reg_2,
449
450
             hex_dig_3 => hex_reg_3,
451
             sel => sel,
             hex dig_out => u10_output
452
453
454
455
         ull : entity hex_seven
456
             port map(
457
             hex => u10_output,
458
             seg_drive => seg_drive
459
             );
460
461
462
         ul2 : entity load digit fsm
463
             port map(
464
             rst_bar => rst_bar,
465
             clk => clk,
466
             ss bar pe => u3 to u4,
467
             ld_cmd => u4_output_8bits(7),
468
             load dig => u12 output
469
             );
470
471
472
    end spi_mux_digit_driver;
473
```

```
1
     -- Testbench for Laboratory 11 Spring 2024
2
3
4
5
    library ieee;
6
     use ieee.std logic 1164.all;
7
     use ieee.numeric std.all;
8
     use work.all;
9
10
11
     entity spi_mux_digit_driver_tb is
12
     end spi_mux_digit_driver_tb;
13
14
     architecture TB ARCHITECTURE of spi mux digit driver tb is
15
16
         -- Stimulus signals - signals mapped to the input and inout ports of
     tested entity
17
         signal rst_bar : std_logic;
18
         signal clk : std_logic;
19
         signal mosi : std_logic;
20
         signal sck : std logic;
21
         signal ss bar : std_logic;
         signal sel : std_logic_vector(1 downto 0) := "00";
22
23
         -- Observed signals - signals mapped to the output ports of tested
     entity
24
         -- Signal data out : std logic vector(7 downto 0);
25
         signal seg drive : std_logic_vector(7 downto 0);
26
27
         -- system clock period is being specified relative to shift
28
         -- clock period so that effect of changing the system clock
29
         -- on system's operation can be observed
30
         constant sck period : time := 4.0 us;
31
         constant period : time := sck_period/4.0;
32
         signal end_sim : boolean := false;
33
34
35
    begin
36
37
         -- Unit Under Test port map
38
         UUT : entity spi_mux_digit_driver
39
         port map (
40
             rst bar => rst bar,
41
             clk => clk,
42
             mosi => mosi,
43
             sck => sck,
44
             ss bar => ss bar,
             sel => sel,
45
46
             seg drive => seg drive
47
             );
48
49
50
         -- generate system reset
51
         rst bar <= '0', '1' after period;
52
53
54
         -- system clock runs until end sim = false
55
         clock gen : process
```

```
56
         begin
57
             clk <= '0';
58
             loop
59
                wait for period/2;
60
                 clk <= not clk;</pre>
61
                 exit when end sim = true;
62
            end loop;
63
            wait;
64
        end process;
65
66
         -- Generate SPI Shift Clock and MOSI data
67
68
         send spi byte: process
69
             variable data_in : std_logic_vector(7 downto 0);
70
            variable addr : unsigned(7 downto 0) := "000000000";
71
72
        begin
73
             for k in 0 to 15 loop
74
                 data_in := "10000000" or std_logic_vector(addr) or
     std_logic_vector(to unsigned(k, 8));
75
                 ss_bar <= '1'; -- select slave</pre>
                 sck <= '0';
76
                                -- starting shift clock value CPOL = 0
                 mosi <= '0';
77
78
79
                wait for 2 * sck period;
80
                 ss bar <= '0';
81
                wait for sck period;
82
                for i in 7 downto 0 loop -- generate 8 data bits
83
                    mosi <= data in(i);</pre>
                                             -- and shift clock pulses
84
                    wait for sck period/2;
85
                     sck <= not sck;</pre>
86
                    wait for sck_period/2;
87
                     sck <= not sck;</pre>
88
                 89
                 wait for sck_period;
90
                 ss_bar <= '1'; -- deselect slave</pre>
91
92
                 for n in 0 to 3 loop
93
                     sel <= std_logic_vector(to_unsigned(n, 2));</pre>
94
                     wait for 1\overline{0} * sck period;
95
                 end loop; -- n indexed loop
96
                 addr := (addr + "00010000") and "00110000";
97
98
            end loop; -- k indexed loop
99
            -- stop simulation
100
             std.env.finish;
101
        end process;
102
103
    end tb architecture;
104
105
106
107
```