```
1
2
    -- Title : spi_mux_digit_driver
-- Design : prelabll
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
4
5
7
     ______
8
9
10
     -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
     382\Prelab11\Prelab11\prelab11\src\spi mux digit driver.vhd
    -- Generated : Tue Apr 30 15:39:45 2024

-- From : interface description file

-- By : Itf2Vhdl ver. 1.22
11
12
13
14
     - -
15
     ______
16
17
     -- Description :
18
19
20
21
     -----slv spi rx shifter-----
22
    library ieee;
23
     use ieee.std logic 1164.all;
24
     use ieee.numeric std.all;
25
26
27
     entity slv_spi_rx_shifter is
28
         port(
             rxd : in std_logic; -- Data received from master rst_bar : in std_logic; -- Asynchronous reset sel_bar : in std_logic; -- Selects shifter for
29
30
31
     operation
             32
             clk
33
34
             rx data out: out std logic vector(7 downto 0) -- Received data
35
         );
36
     end entity slv spi rx shifter;
37
38
39
     architecture slv_spi_rx_shifter of slv spi rx shifter is
     begin
40
         shift: process (clk, rst bar)
41
42
         -- variable memory : unsigned(7 downto 0);
43
         begin
44
             if rst bar = '0' then
45
                 rx data out <= (others => '0');
             elsif rising edge(clk) then
46
47
                 if sel bar = '0' then
                      if (shift_en = '1') and (rxd = '1' or rxd = '0') then
    rx_data_out <= rx_data_out(6 downto 0) & rxd;</pre>
48
49
50
                      end if;
51
                 end if;
```

```
52
53
             end if;
54
55
         end process;
56
     end slv spi rx shifter;
57
58
59
     -----------edge det------
60
     library ieee;
     use ieee.std logic 1164.all;
61
62
     use ieee.numeric_std.all;
63
64
65
     entity edge_det is
66
         port(
                      : in std_logic; -- Asynchronous system reset
67
             rst bar
                       : in std_logic; -- System clock
: in std_logic; -- Input signal
68
             clk
69
             siq
70
             pos
                       : in std_logic; -- '1' for positive edge, '0' for
     negative
71
             sig edge : out std logic -- High for one system clk after edge
     detected
72
        );
73
     end entity edge det;
74
75
76
     architecture moore_fsm of edge_det is
77
     type state is (state a, state b, state c);
78
     signal present state, next state : state;
79
     begin
80
         -- first state : detects rst bar
81
         state reg: process (clk, rst bar)
82
         begin
83
             if rst bar = '0' then
84
                 present state <= state a;</pre>
85
             elsif rising_edge(clk) then
86
                 present_state <= next_state;</pre>
87
             end if;
88
         end process;
89
90
         -- process where it outputs
91
         outputs: process (present state)
92
         begin
93
             case present_state is
94
                 when state c => sig edge <= '1';
95
                 when others => sig edge <= '0';
96
             end case:
97
         end process;
98
99
         nxt state: process (present state, sig)
100
         begin
101
             case present state is
102
                 when state a =>
                 if (pos = '1' and sig = '0') or (pos = '0' and sig = '1') then
103
104
                     next state <= state b;</pre>
105
                 else
106
                     next state <= state a;</pre>
```

```
107
                end if;
108
109
                when state b =>
110
                if (pos = '1' and sig = '1') or (pos = '0' and sig = '0') then
111
                    next state <= state c;</pre>
112
                else
113
                    next state <= state b;</pre>
114
                end if;
115
116
                when others =>
117
                if (pos = '1' and sig = '0') or (pos = '0' and sig = '1') then
118
                    next state <= state b;</pre>
119
120
                    next_state <= state_a;</pre>
121
                end if;
122
             end case;
123
        end process;
124
125
    end moore_fsm;
126
127
128
     -----rx buff reg------
129 library ieee;
130 use ieee.std logic 1164.all;
131
    use ieee.numeric std.all;
132
133
    entity rx buff reg is
134
        port (
135
             rst bar : in std logic; -- asynchronous reset
136
            clk : in std_logic; -- system clock
137
            load en : in std_logic; -- enable shift
             rx buff in : in std_logic_vector(7 downto 0); -- received data in
138
139
             rx_buff_out : out std_logic_vector(7 downto 0) -- received data
    out
140
        );
141
    end rx_buff_reg;
142
143
    architecture Behavioral of rx_buff_reg is
144
    begin
145
        double buffer: process (clk, rst bar)
146
        begin
147
            if rst bar = '0' then
                rx buff out <= (others => '0');
148
149
            elsif rising edge(clk) then
150
                if load en = '1' then
                    rx buff out <= rx buff in;</pre>
151
152
                end if;
153
154
            end if;
155
        end process;
156 end Behavioral;
157
158
     ------hex digit reg-----
159
    library ieee;
160 use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
161
162
```

```
entity hex digit reg is
163
164
        port (
165
            rst bar : in std logic; -- asynchronous reset
166
            clk : in std_logic; -- system clock
167
            load en1 : in std_logic; -- enable load
            load en2 : in std logic; -- enable load
168
169
            hex dig in : in std logic vector(3 downto 0); -- received data in
            hex dig out : out std logic vector(3 downto 0) -- received data
170
    out
171
        );
172
    end hex_digit_reg;
173
174
    architecture behavioral of hex digit reg is
175
176
        reg : process (clk, rst_bar)
177
        begin
178
            if rst bar = '0' then
179
                hex_dig_out <= (others => '0');
180
            elsif rising_edge(clk) then
                if (load en1 = '1') and (load en2 = '1') then
181
182
                    hex dig out <= hex dig in;
183
                end if;
184
            end if:
        end process;
185
186
    end behavioral;
187
188
    -----decoder 2to4-----
189
190 library ieee;
191
    use ieee.std logic 1164.all;
192 use ieee.numeric std.all;
193
    entity decoder 2to4 is
194
195
        port (
196
            b : in std logic; -- most significant address bit
197
            a : in std logic; -- least significant address bit
198
            Y : out std_logic_vector(3 downto 0) -- selected output asserted
    high
199
        );
200
    end decoder 2to4;
201
    architecture dataflow of decoder 2to4 is
202
203
    begin
204
         Y \le "0001" when (a & b = "00") else
205
         "0010" when (a & b = "01") else
         "0100" when (a & b = "10") else
206
         "1000" when (a & b = "11") else
207
         (others => '0'); -- default case to handle undefined statesend
208
    dataflow;
209
    end dataflow;
210
    -----load digit fsm-----
211
212 library ieee;
213 use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
214
215
216
```

```
entity load digit fsm is
218
         port (
219
              rst bar : in std logic; -- asynchronous system reset
              clk : in std_logic; -- system clock
220
221
              ss bar pe : in std_logic; -- positive edge of ss bar detected
222
             ld cmd : in std logic; -- bit 7 is '1' for load command
223
             load dig : out std logic -- enable a hex digit to be loaded
224
         );
225
     end load digit fsm;
226
     architecture moore_fsm of load_digit_fsm is
227
228
    type state is (wait_for_sb_0, wait_for_sb_1, wait_ldc_1, output_state);
229
    signal present state, next state : state;
230
    begin
231
         -- first state : detects rst_bar
232
         state_reg : process (clk, rst_bar)
233
         begin
234
             if rst bar = '0' then
235
                  present_state <= wait_for_sb_0;</pre>
236
             elsif rising edge(clk) then
237
                  present state <= next state;</pre>
238
             end if;
239
         end process;
240
241
         -- process where it outputs
242
         outputs: process (present state)
243
         begin
244
             case present state is
                  when output_state => load dig <= '1';</pre>
245
246
                  when others => load dig <= '0';
247
              end case;
248
         end process;
249
250
         nxt_state: process (present_state, ss_bar_pe, ld_cmd)
251
         begin
252
              case present state is
253
                  when wait_for_sb_0 =>
254
                  if ss_bar_pe = '0' then
255
                      next state <= wait for sb 1;</pre>
256
257
                      next state <= wait for sb 0;</pre>
258
                  end if;
259
260
                  when wait for sb 1 =>
                  if ss bar pe = '1' then
261
262
                      next state <= wait ldc 1;</pre>
263
                  else
264
                      next state <= wait for sb 1;</pre>
265
                  end if;
266
267
                  when wait ldc 1 =>
                  if ld cmd = \overline{1} then
268
269
                      next state <= output state;</pre>
270
271
                      next_state <= wait_ldc_1;</pre>
272
                  end if;
273
```

```
274
                when output state =>
275
                next state <= wait for sb 0;</pre>
276
277
                when others =>
                next_state <= wait for sb 0;</pre>
278
279
280
            end case:
281
        end process;
282
283
    end moore fsm;
284
285
286
    -----hex dig mux ------
287
288
    library ieee;
289
    use ieee.std logic 1164.all;
290
    use ieee.numeric std.all;
291
292
    entity hex_dig_mux is
293
        port (
294
            hex dig 0 : in std logic vector(3 downto 0); -- mux input vectors
295
            hex dig 1 : in std_logic_vector(3 downto 0); -- mux input vectors
            hex_dig_2 : in std_logic_vector(3 downto 0); -- mux input vectors
296
            hex dig 3 : in std logic vector(3 downto 0); -- mux input vectors
297
298
            sel : in std_logic_vector(1 downto Θ); -- multiplexer select
    inputs
299
            hex dig out : out std_logic_vector(3 downto 0) -- multiplexer
    output
300
        );
301
    end hex dig mux;
302
303
    architecture behavioral of hex dig mux is
304
    begin
305
        with sel select
306
        hex dig out <= hex dig 0 when "00",
307
        hex_dig_1 when "01",
308
        hex_dig_2 when "10",
        hex_dig_3 when "11",
309
        "----" when others;
310
311
312
    end behavioral;
313
314
    -----hex seven-----
315
    library ieee;
    use ieee.std logic 1164.all;
316
317
    use ieee.numeric std.all;
318
319
320 entity hex_seven is
321
        port(
322
            hex : in std_logic_vector(3 downto 0); -- hexadecimal input
323
            -- segs. a..g right justified
324
            seg drive : out std_logic_vector(7 downto 0)
325
        );
326
    end hex seven;
327
328
```

```
architecture behavioral of hex seven is
330 begin
331
         with hex select
332
         seg drive <=
333
                 "01111110" when "0000", -- 0
334
                "00110000" when "0001", -- 1
                "01101101" when "0010", -- 2
335
                "01111001" when "0011", -- 3
336
                "00110011" when "0100", -- 4
337
                "01011011" when "0101", -- 5
"01011111" when "0110", -- 6
338
339
                "01110000" when "0111", -- 7
340
341
                "01111111" when "1000", -- 8
                "01111011" when "1001", -- 9
342
343
                "01110111" when "1010", -- A
                "00011111" when "1011", -- b
344
                "01001110" when "1100", -- C
345
                "00111101" when "1101", -- d
346
                 "01001111" when "1110", -- E
347
348
                "01000111" when others; -- F
349
    end architecture behavioral;
350
351
352
     353
    library ieee;
354 use ieee.std logic 1164.all;
355
    use ieee.numeric std.all;
356
    use work.all;
357
358
    entity spi mux digit driver is
359
         port(
360
         rst bar : in std_logic; -- asynchronous system reset
361
         clk : in std_logic; -- system clock
362
         mosi : in std_logic; -- master out slave in SPI serial data
363
         sck : in std logic; -- SPI shift clock to slave
364
         ss bar : in std logic; -- slave select signal
365
         sel : in std_logic_vector(1 downto 0);
366
         seg_drive : out std_logic_vector(7 downto 0)
367
         );
368
    end spi mux digit driver;
369
370
    architecture spi mux digit driver of spi mux digit driver is
    signal sig edge to shift en : std logic;
371
    signal rx 8bits : std logic vector(7 downto 0);
372
373 signal u3 to u4 : std logic;
374 signal u4 output 8bits : std_logic_vector(7 downto 0);
    signal u5 output : std_logic_vector(3 downto 0);
375
    signal u12 output : std_logic;
376
377
    signal hex reg 0, hex reg 1, hex reg 2, hex reg 3 : std_logic_vector(3
378
    signal u10 output : std_logic_vector(3 downto 0);
379
    begin
380
        u1 : entity edge det port map (clk => clk, rst bar => rst bar, sig =>
    sck, pos => '1', sig_edge => sig_edge_to_shift_en);
381
        u2 : entity slv_spi_rx_shifter
382
            port map (
383
             shift en => sig edge to shift en,
```

```
384
             clk => clk,
385
             sel bar => ss bar,
386
             rst bar => rst bar,
387
             rxd => mosi,
388
             rx data out => rx 8bits
389
             );
390
         u3 : entity edge det port map (clk => clk, rst bar => rst bar, sig =>
     ss_bar, pos => '1', sig_edge => u3_to_u4);
391
         u4 : entity rx buff reg
392
             port map(
393
             rst_bar => rst_bar,
394
             clk => clk,
395
             load en => u3 to u4,
396
             rx buff in => rx 8bits,
397
             rx_buff_out => u4_output_8bits
398
             );
399
         u5 : entity decoder_2to4
400
             port map(
401
             b => u4_output_8bits(5),
402
             a => u4 output 8bits(4),
403
             y => u5 output
404
             );
405
         u6 : entity hex digit reg
406
             port map(
407
             rst bar => rst bar,
408
             clk => clk,
409
             load en1 => u5 output(\Theta),
410
             load en2 => u12 output,
411
             hex dig in => u4 output 8bits(3 downto 0),
412
             hex dig out => hex reg 0
413
             );
414
415
         u7 : entity hex_digit_reg
416
             port map(
417
             rst bar => rst bar,
418
             clk => clk,
419
             load_en1 => u5_output(1),
420
             load_en2 => u12_output,
421
             hex_dig_in => u4_output_8bits(3 downto 0),
422
             hex_dig_out => hex_reg_1
423
             );
424
425
         u8 : entity hex digit reg
426
             port map(
427
             rst bar => rst bar,
428
             clk => clk,
429
             load en1 => u5 output(2),
430
             load en2 => u12 output,
431
             hex dig in => u4 output 8bits(3 downto 0),
432
             hex dig out => hex reg 2
433
             );
434
435
         u9 : entity hex digit reg
             port map(
436
437
             rst_bar => rst_bar,
438
             clk => clk,
439
             load en1 => u5 output(3),
```

```
440
             load en2 => u12 output,
441
             hex \overline{dig} in => u4 output 8bits(3 downto 0),
442
             hex dig out => hex reg 3
443
             );
444
445
         u10 : entity hex dig mux
446
             port map(
447
             hex_dig_0 => hex_reg_0,
448
             hex_dig_1 => hex_reg_1,
             hex_dig_2 => hex_reg_2,
449
450
             hex_dig_3 => hex_reg_3,
451
             sel => sel,
             hex dig_out => u10_output
452
453
454
455
         ull : entity hex_seven
456
             port map(
457
             hex => u10_output,
458
             seg_drive => seg_drive
459
             );
460
461
462
         ul2 : entity load digit fsm
463
             port map(
464
             rst_bar => rst_bar,
465
             clk => clk,
466
             ss bar pe => u3 to u4,
467
             ld_cmd => u4_output_8bits(7),
468
             load dig => u12 output
469
             );
470
471
472
    end spi_mux_digit_driver;
473
```