```
1
2
               : edge_det
    -- Title
3
   -- Design : prelab10

-- Author : Dongyun Lee

-- Company : Stony Brook University
4
5
6
7
8
    ______
9
10
   -- File
                 : W:\ESE382-Lab\Lab10\prelab10\prelab10\src\edge det.vhd
   -- Generated : Sun Apr 21 16:52:52 2024
12
   -- From : interface description file
                 : Itf2Vhdl ver. 1.22
13
   -- By
14
15
16
17
   -- Description : positive and negative edge detector
18
19
20
   library ieee;
21
22
   use ieee.std_logic_1164.all;
23
   use ieee.numeric std.all;
24
25
26 entity edge_det is
27
      port(
           rst_bar : in std_logic; -- Asynchronous system reset
28
29
           clk : in std_logic; -- System clock
                    : in std_logic; -- Input signal
30
           sig
31
           pos
                    : in std_logic; -- '1' for positive edge, '0' for
   negative
           sig_edge : out std_logic -- High for one system clk after edge
32
   detected
33
       );
34
   end entity edge det;
35
36
37
   architecture moore_fsm of edge_det is
   type state is (state_a, state_b, state_c);
38
   signal present state, next state : state;
39
40 begin
41
       -- first state : detects rst bar
42
       state reg: process (clk, rst bar)
43
       begin
          if rst bar = '0' then
44
45
               present state <= state a;</pre>
           elsif rising edge(clk) then
46
47
               present state <= next state;</pre>
48
           end if:
49
       end process;
50
51
       -- process where it outputs
52
       outputs: process (present state)
53
       begin
54
          case present state is
55
               when state c => sig edge <= '1';
```

```
56
                  when others => sig edge <= '0';
57
             end case;
58
         end process;
59
60
         nxt_state: process (present_state, sig)
61
         begin
62
             case present_state is
63
                  when state a =>
                  if (pos = \overline{1} and sig = \overline{0}) or (pos = \overline{0} and sig = \overline{1})
64
    then
65
                       next_state <= state_b;</pre>
                  else
66
67
                       next_state <= state_a;</pre>
68
                  end if;
69
70
                  when state b =>
                  if (pos = \overline{1}' and sig = 1') or (pos = 0' and sig = 0')
71
    then
72
                       next state <= state c;</pre>
73
                  else
74
                       next state <= state b;</pre>
75
                  end if;
76
77
                  when others =>
                  if (pos = '1' and sig = '0') or (pos = '0' and sig = '1')
78
    then
79
                       next_state <= state_b;</pre>
80
                  else
81
                       next_state <= state_a;</pre>
82
                  end if;
83
             end case;
84
         end process;
85
86
87
88
89
    end moore_fsm;
90
```