```
1
   ______
2
   -- Title : slv_spi_rx_shifter
-- Design : prelab10
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File
   W:\ESE382-Lab\Lab10\prelab10\prelab10\src\slv spi rx shifter.vhd
11 -- Generated : Sun Apr 21 18:24:49 2024
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity slv spi rx shifter is
27
      port(
          28
29
30
   operation
          clk : in std_logic; -- System clock shift_en : in std_logic; -- Enable shift
31
32
          rx_data_out: out std_logic_vector(7 downto 0) -- Received data
33
34
35
   end entity slv spi rx shifter;
36
37
38 architecture slv spi rx shifter of slv spi rx shifter is
   begin
39
      shift: process (clk, rst bar)
40
       -- variable memory : unsigned(7 downto 0);
41
42
      begin
43
          if rst bar = '0' then
44
             rx data out <= (others => '0');
45
          elsif rising edge(clk) then
46
             if sel bar = '0' then
47
                 if (shift en = '1') and (rxd = '1' or rxd = '0') then
48
                    rx data out <= rx data out(6 downto 0) & rxd;</pre>
49
                end if:
50
             end if;
51
```

File: //Mac/Home/Documents/Aldec_Codes/prelab10/prelab10/src/slv_spi_rx_shifter.vhd

- 2 -