```
1
    ______
2
   -- Title : decoder_2to4_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
7
    ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\decoder 2to4 tb.vhd
11 -- Generated : Mon Apr 29 22:33:59 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
   ______
15
16 --
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26
27 entity decoder_2to4_tb is
28 end decoder_2to4_tb;
29
30 architecture decoder 2to4 tb of decoder 2to4 tb is
31 signal a, b : std_logic;
32 signal Y : std_logic_vector(3 downto 0);
33
34 type test_vector is record
    a : std_logic;
35
36
       b : std_logic;
37
       Y : std logic vector(3 downto 0);
38 end record;
39
40 type test vector table is array (natural range <>) of test vector;
41
42 constant LUT : test_vector_table := (
43 -- a b Y
44 ('0', '0', "0001"),
45 ('0', '1', "0010"),
46 ('1', '0', "0100"),
47 ('1', '1', "1000")
48 );
49
50
51 begin
52 UUT : entity decoder 2to4
```

```
53
             port map (
54
            a \Rightarrow a,
55
            b \Rightarrow b,
56
             Y => Y
57
             );
58
59
        tb : process
60
        begin
61
             for i in LUT'range loop
                 a <= LUT(i).a;
62
63
                 b <= LUT(i).b;
64
                 wait for 20ns;
                 assert Y = LUT(i).Y
65
                 report "Error at input : " & std_logic'image(a) & std_logic'
66
    image(b)
67
                 severity error;
             end loop;
68
69
             std.env.finish;
70
        end process;
71
    end decoder_2to4_tb;
72
73
```