```
1
   ______
2
   -- Title : rx_buff_reg_tb
-- Design : prelab11
-- Author : Dongyun Lee
-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\rx buff reg tb.vhd
11 -- Generated : Mon Apr 29 16:33:59 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24 use work.all;
25
26 entity rx buff reg tb is
27 end rx buff reg tb;
28
29 architecture rx_buff_reg_tb of rx_buff_reg_tb is
30
   signal rst_bar, clk, load_en : std_logic; --input
   signal rx_buff_in : std_logic_vector(7 downto 0); -- input load
32
   signal rx_buff_out : std_logic_vector(7 downto 0); -- output load
33
34 constant clk period : time := 10ns;
35 begin
36
37 UUT: entity rx buff reg
38
      port map (
39
       rst bar => rst bar,
40
       clk => clk,
41
       load en => load en,
       rx_buff_in => rx_buff_in,
42
43
       rx buff out => rx buff out
44 );
45
46
       clock_tb : process
47
       begin
48
          while true loop
49
          clk <= '0';
50
         wait for clk_period/2;
51
         clk <= '1';
52
         wait for clk period/2;
```

```
53
             end loop;
54
        end process;
55
56
        tb: process
57
        begin
58
             -- reset
59
            rst bar <= '0';
            wait for clk_period * 2;
60
            rst_bar <= '1';
61
62
            wait for clk_period * 2;
63
             -- load buffer
64
             rx buff in <= "10101010";</pre>
65
            load en <= '1';
66
67
            wait for clk_period;
68
            load_en <= \overline{0};
69
70
            wait for clk_period * 5;
71
72
            for i in 0 to 255 loop
73
                 rx buff in <= std_logic_vector(to unsigned(i, 8));</pre>
74
                 load en <= '1';
75
                 wait for clk period;
76
                 load en <= '0';
                 wait for clk_period;
77
78
                 assert rx_buff_out = std_logic_vector(to_unsigned(i,8))
                 report "Error at " & integer'image(i)
79
80
                 severity error;
81
            end loop;
82
            std.env.finish;
83
        end process;
84
85 end rx_buff_reg_tb;
86
```