```
1
   ______
2
   -- Title : rx_buff_reg

-- Design : prelab11

-- Author : Dongyun Lee

-- Company : Stony Brook University
3
5
7
   ______
8
9
10 -- File : \\Mac\Home\Documents\SBU 2024 Spring\ESE
   382\Prelab11\Prelab11\prelab11\src\rx buff reg.vhd
11 -- Generated : Mon Apr 29 16:13:14 2024

12 -- From : interface description file

13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
17 -- Description :
18 --
19 -----
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
25 entity rx buff reg is
26
       port (
27
           rst bar : in std_logic; -- asynchronous reset
28
           clk : in std_logic; -- system clock
29
          load_en : in std_logic; -- enable shift
30
           rx buff in : in std logic vector(7 downto 0); -- received data in
31
           rx_buff_out : out std_logic_vector(7 downto 0) -- received data out
32
       );
33
   end rx_buff_reg;
34
35
   architecture Behavioral of rx buff reg is
36 begin
37
       double buffer : process (clk, rst bar)
38
       begin
39
          if rst bar = '0' then
40
              rx buff out <= (others => '0');
41
          elsif rising edge(clk) then
              if load_en = '1' then
42
43
                  rx buff out <= rx buff in;</pre>
44
              end if;
45
46
          end if;
47
       end process;
48 end Behavioral;
49
```