


An Efficient Implementation of Floating-Point Multiplier


EE 427 Course Project

Author: Danny Kha


Block Diagram of single-precision floating-point Multiplier




Wallace Tree Diagram (24 * 24)




Wallace Tree Diagram (11 * 11)



Exponent Calculation Design




Ripple Carry Adder to preform addition



Ripple Borrow Subtractor to preform subtraction

Implementation Results (Single precision floating point SPFP)



ee427_project.v x Compilation Report - EE427_Project x

Table of Contents


- Flow Summary
- Flow Settings
- Flow Non-Default Glo
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer
 - Summary
 - Parallel Compilatio
 - SDC File List
 - Clocks
 - Slow 1100mV 85C
 - Fmax Summar
 - Timing Closure
 - Setup Summar
 - Hold Summar
 - Recovery Sum

Flow Summary

<<Filter>>

Flow Status	Successful - Thu Mar 16 17:50:00 2023
Quartus Prime Version	21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name	EE427_Project
Top-level Entity Name	EE427_Project
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	824 / 32,070 (3 %)
Total registers	119
Total pins	70 / 457 (15 %)
Total virtual pins	0
Total block memory bits	1,024 / 4,065,280 (< 1 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

of ALMs, # of Registers, and # of DSPs



ee427_project.v x Compilation Report - EE427_Project x

Table of Contents

- Flow Settings
- Flow Non-Default Glo
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer

Slow 1100mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	167.93 MHz	167.93 MHz	CLOCK_50	

Frequency Results

Exploratory Phase

- > To explore how multiplication is preformed in hardware, I decided to implement a Wallace Tree multiplier rather than a carry save multiplier that the paper describes.
- > A Wallace Tree multiplier preforms multiplication by first creating partial products with the arguments, then using the partial products in carry save adders until there are two values left, which are then added together using a conventional adder (ripple carry adder in this application).
- > The benefits of a Wallace Tree is its faster speed since it has a time complexity of $O(\log N)$.
- > The sign and exponent calculations were done as described by the paper.

Source:
https://en.wikipedia.org/wiki/Wallace_tree

