
FULL-SIZE DIP HIGH-FREQUENCY CRYSTAL OSCILLATOR

HALF-SIZE DIP HIGH-FREQUENCY CRYSTAL OSCILLATOR

Product number (please refer to page 1)

Q32510xxxxxxx00 Q32531xxxxxxxx00

- Pin compatible with full-size metal can. (SG-51 series)
- Pin compatible with half-size metal can. (SG-531 series)
- Cylindrical AT-cut crystal unit builtin, thus assuring high reliability.
- Use of CMOS IC enables reduction of current consumption.




■ Specifications (characteristics)

Item		Symbol	Specifications			
			SG-51P/531P	SG-51PTJ/531PTJ	SG-51PH/531PH	Remarks
Output frequency range		fo	1.0250 MHz to 26.0000 MHz	26.0001 MHz	to 66.6667 MHz	Refer to page 31. "Frequency range"
Power source voltage	Max. supply voltage	VDD-GND		-0.3 V to +7.0 V	-0.5 V to +7.0 V	
	Operating voltage	V _{DD}		5.0 V±0.5 V		
Temperature	Temperature Storage temperature		-55 °C to +125 °C			Stored as bare product after unpacking
range	Operating temperature	Topr	-20 °C	C to +70 °C (-40 °C to +85 °C)		Refer to page 31. "Frequency range"
Frequency stability		∆f/fo		B: ± 50 x 10 ⁻⁶ C: ±100 x 10 ⁻⁶		B type is possible up to 55.0 MHz
Current consump	Current consumption		23 mA Max.	35 mA Max.		No load condition
Output disable cu	Output disable current		12 mA Max.	28 mA Max.	20 mA Max.	OE=GND
Duty	CMOS level	t _w /t	40 % to 60 %	_	40 % to 60 %	1/2 V _{DD} level
Duty	TTL level	tw/ t	45 % to 55 % —		1.4 V level	
Output voltage	Output voltage		V _{DD} -0.4 V Min.	2.4 V Min.	V _{DD} -0.4 V Min.	Іон = -400 μA (P,PTJ) /-4 mA (PH)
Output voltage				0.4 V Max.		IoL = 16 mA (P) / 8 mA (PTJ) / 4mA (PH)
Output load condition (fan out)	CMOS	CL	50 pF Max.	_	50 pF Max.	
	TTL	N	10 TTL Max.	5 TTL Max.	_	C∟≤15 pF
Output enable/disable input voltage		VIH	2.0 V Min.	3.5 V Min.	2.0 V Min.	Iн=1 µA Max. (OE=VDD)
		VIL	0.8 V Max.	1.5 V Max.	0.8 V Max.	IIL= -100 µA Min. (OE=GND), PTJ: IIL = -500 µA Min. (OE=GND)
Output	CMOS level	- Ттін	8 ns Max.	_	7 ns Max.	CMOS load: 20 %→80 % V _{DD}
rise time	TTL level			5 ns Max.	_	TTL load: 0.4 V→2.4 V
Output fall time	CMOS level	tтнL	8 ns Max.	_	7 ns Max.	CMOS load: 80 %→20 % V _{DD}
fall time	TTL level			5 ns Max.		TTL load: 2.4 V→0.4 V
Oscillation start up time		tosc	4 ms Max.	10 ms Max.		More than for 1 ms until V _{DD} =0 V→4.5 V Time at 4.5 V to be 0 s
Aging		fa	±5 x 10 ⁻⁶ /year Max.		Ta=+25 °C, V _{DD} =5 V, first year	
Shock resistance		S.R.		±20 x 10 ⁻⁶ Max.		Three drops on a hard board from 750 mm or excitation test with 29400 m/s² x 0.3 ms x 1/2 sine wave in 3 directions

Note: • Unless otherwise stated, characteristics (specifications) shown in the above table are based on the rated operating temperature and voltage condition.

· External by-pass capacitor is recommended.

External dimensions (Unit: mm)



■ Specifications (characteristics)

Item		Complete al	Specifi	cations	6 .
		Symbol	SG-531PCG	SG-531SCG	Remarks
Output frequency range		fo	1.5000 MHz to 26.0000 MHz		Refer to page 31. "Frequency range"
Power source	Max. supply voltage	VDD-GND	-0.5 V to +7.0 V		
voltage	Operating voltage	VDD	2.7 V to 3.6 V		
Temperature	Storage temperature	Tstg	-55 °C to +125 °C		Stored as bare product after unpacking
range	Operating temperature	Topr	-40 °C to +85 °C		Refer to page 31. "Frequency range"
For any and a dealers			B: ±50 x 10 ⁻⁶	C: ±100 x 10 ⁻⁶	-20 °C to +70 °C
Frequency stability		Δf/f0	M: ±10	00 x 10 ⁻⁶	-40 °C to +85 °C
Current consump	Current consumption		12 mA Max.		No load condition
Output disable cu	Output disable current		10 mA Max. —		OE=GND (PCG)
Standby current	Standby current		_	50 μA Max.	ST=GND (SCG)
Duty		tw/t	45 % to 55 %		50 % VDD, CL = 25 pF
0	Output voltage		VDD -0.4 V Min.		Iон = -8 mA
Output voitage			0.4 V Max.		IoL = 8 mA
Output load condition (fan out)		CL	25 pF		
Outroit and blook by the second secon		VIH	70 % V _{DD} Min.		OE, ST
Output enable dis	Output enable disable input voltage		20 % V _{DD} Max.		OE, ST
Output rise time		tтьн	4.0 ns	s Max.	20 % to 80 % V _{DD} , CL ≤ 25 pF
Output fall time		tтнL	4.0 ns	s Max.	80 % to 20 % Voo CL ≤ 25 pF
Oscillation start up time		tosc	12 ms Max.		Time at minimum operating voltage to be 0 s
Aging		fa	±5 x 10 ⁻⁶ / year Max.		Ta=+25 °C, V _{DD} =3.3 V, First year
Shock resistance		S.R.	±20 x 10 ⁻⁶ Max.		Three drops on a hard board from 750 mm or excitation test with 29400 m/s2 x 0.3 ms x 1/2 sine wave in 3 directions

■ Specifications (characteristics)

Item			Specifications			
		Symbol	SG-531PTW/STW	SG-531PHW/SHW	SG-531PCW/SCW	Remarks
Output frequency range		fo		lz to 135.0000 MHz	26.0001 MHz to 135.0000 MHz	Refer to page 31. "Frequency range"
Power source	Max. supply voltage	VDD-GND	-0.5 V to +7.0 V			
voltage	Operating voltage	V _{DD}	5.0 V ± 0.5 V		3.3 V ± 0.3 V	
Temperature	Storage temperature	Tstg		-55 °C to +100 °C		Stored as bare product after unpacking
range	Operating temperature	Topr	-20 °C to +70 °C		-40 °C to +85 °C	Refer to page 31. "Frequency range"
Frequency stability		Δf/fo	B: ±50 x 10 ⁻⁶ C: ±100 x 10 ⁻⁶			-20 °C to +70 °C
			_		M: ±100 x 10 ⁻⁶	-40 °C to +80 °C
Current consumption		lop	45 mA Max.		28 mA Max.	No load condition
Output disable current		loe	30 mA Max.		16 mA Max.	OE=GND(P*W)
Standby current		lsт	50 μA Max.			ST=GND(S*W)
			40 % to 60 %	_	_	TTL load : 1.4 V, CL = Max.
			45 % to 55 %	_	_	TTL load : 1.4 V, 5TTL + 15 pF, fo ≤ 66.6667 MHz
Duty	Duty		_	40 % to 60 %	40 % to 60 %	CMOS load: 50% VDD, CL = Max.
			_	45 % to 55%	_	CMOS load : 50% VDD, CL = 25 pF, fo ≤ 66.6667 MHz
		Vон	_	_	45 % to 55%	CMOS load : 50% V _{DD} , CL = 25 pF, fo \leq 40.0 MHz
Output voltage	Output voltage			VDD -0.4 V Min.		Iон= -16 mA (*TW/*HW)/-8 mA(*CW)
Output voltage		Vol	0.4 V Max.			IoL= 16 mA (*TW/*HW)/8 mA(*CW)
			15 pF	_	_	fo ≤ 135 MHz
		CL	5 TTL + 15 pF	_	_	fo ≤ 90 MHz
			25 pF	_	_	fo ≤ 66.6667 MHz
Output load cond	ition (fan out)		_	15 pF	15 pF	fo ≤ 135 MHz
			_	25 pF	_	fo ≤ 125 MHz
			_	50 pF	_	fo ≤ 66.6667MHz
			_	_	30 pF	fo ≤ 40.0 MHz
O	alala lananka salka sa	VIH	2.0 V	Min.	0.7 Vdd Min.	0E, ST
Output enable disable input voltage		VIL	0.8 V Max.		0.2 Vdd Max.	0E, ST
		tтьн	2.0 ns Max.	_	_	TTL load: 0.8 V \rightarrow 2.0 V, CL = Max.
			4.0 ns Max.	_	_	TTL load: 0.4 V \rightarrow 2.4 V, CL = Max.
Output rise time			_	3.0 ns Max.	_	CMOS load: 20 %→80 % V _{DD} , CL= 25 pF
			_	_	3.0 ns Max.	CMOS load: 20 %→80 % VDD, CL= 15 pF
			_	4.0 ns Max.	4.0 ns Max.	CMOS load: 20 %→80 % V _{DD} , CL= Max.
Output fall time		tтн∟	2.0 ns Max.	_	_	TTL load: 2.0 V \rightarrow 0.8 V, CL = Max.
			4.0 ns Max.	_	_	TTL load: $2.4 \text{ V} \rightarrow 0.4 \text{ V}$, CL = Max.
			_	3.0 ns Max.	_	CMOS load: 80 %→20 % VDD, CL= 25 pF
			_	_	3.0 ns Max.	CMOS load: 80 %→20 % VDD, CL= 15 pF
			_	4.0 ns Max.	4.0 ns Max.	CMOS load: 80 %→20 % VDD, CL= Max.
Oscillation start up time		tosc	10 ms Max.			Time at minimum operating voltage to be 0 s
Aging		fa	±5 x 10 ⁻⁶ /year Max.			Ta=+25 °C, VDD =5.0 V / 3.3 V, First year
Shock resistance		S.R.		±20 x 10 ⁻⁶ Max.		Three drops on a hard board from 750 mm or excitation test with 29400 m/s2 x 0.3 ms x 1/2 sine wave in 3 directions