




# uPD720114 USB2.0 4port Bus-/Self-powered hub ET-0192 Evaluation Board

**Note:**  
The ceramic resonator Y2, CSTCE30M0XK1002, is a custom product for ET-0192 board to meet USB specification. In using this type of ceramic resonator, it should be customised for your product. Contact directly to MURATA Manufacturing Co., Ltd. to make your customer order.

In using 30MHz crystal for system clock, the values of R1 and C1, C2 are need to meet crystal manufacturer dependent. See user's Manual page 44.




The reference schematic is targeted for low BOM cost solution, which is required for standalone hub box. NEC Electronics recommend to connect VDD25OUT(pin 1) and VDD25(pin 12, 24, 33) together on board. And add more than 22uF Low ESR smoothing capacitance on between VDD25OUT and VSSREG to stabilize 2.5V power line.




Low BOM cost solution

Layout Pattern With U5 MIC2025

**USB signal line trace:**  
a. Keep traces of USB bus D+ and D- in the same length.  
b. Achieve 90 ohm differential characteristic impedance.  
c. Achieve 45 ohm common characteristic impedance.  
d. Maintain parallelism between D+ and D-.  
e. Do not route USB2.0 D+ and D- over the power plane split.  
f. Do not route USB2.0 D+ and D- over the other high frequency signals.  
g. It is preferred to route USB2.0 D+ and D- over ground layer.  
h. It is preferred to route USB2.0 D+ and D- using single layer.  
For more detail, see design guideline in design kit.



**Downstream Port Power Supply:**  
a. Keep the width of VBUSx patten, use low power on resistance of power switch and use low resistance of ferrite beads to avoid voltage drop.  
b. The bypass capacitance of C24-C27 should have at least of 120uF and low ESR.



Low BOM cost solution

\*All resistors are 5% tolerance unless specified otherwise

The information in this document is subject to change without notice. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Corporation. NEC Electronics Corporation assumes no responsibility for any errors which may appear in this document. NEC Electronics Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics Corporation or others.

NEC Electronics Corporation

1753, Shinonuma, Nakahara-Ku,  
Kawasaki, Kanagawa 211-8666,  
JAPAN

File  
uPD720114 Evaluation Board (ET-0192)

Size C Document Number ISG-YD1-000043 Rev 1.2

Date: Friday, December 14, 2007 Sheet 1 of 1