


Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>

Sheet: /ISA bus/
File: ECBbus.kicad_sch

Title: 6502PC

Size: USLetter | Date: 2025-12-21
KICad E.D.A. 9.0.2

Rev: 002
Id: 2/12





Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>

Sheet: /Memory Map/
File: memory-map.kicad_sch

Title: 6502PC

Size: B Date: 2025-12-21
KiCad E.D.A. 9.0.2

Rev: 002
Id: 4/12



BYPASS CAPACITOR:

The circuit diagram shows five parallel branches. Each branch contains a capacitor labeled C1 through C5 in series with a 22 uF capacitor. The connections are as follows:

- Branch 1: 22 uF capacitor, C1, 22 uF capacitor.
- Branch 2: 22 uF capacitor, C2, 22 uF capacitor.
- Branch 3: 22 uF capacitor, C3, 22 uF capacitor.
- Branch 4: 22 uF capacitor, C4, 22 uF capacitor.
- Branch 5: 22 uF capacitor, C5, 22 uF capacitor.

The diagram illustrates a series of four horizontal rows of capacitors, each connected to ground at the bottom. The components are labeled as follows:

- Row 1:** C5, C9, C13, C21, C25, C29, C32, C36, C39, C42, C44, C46, C48, C50, C52, C54
- Row 2:** C6, C10, C14, C18, C22, C26, C30, C33, C37, C40, C43, C45, C47, C49, C51, C53
- Row 3:** C7, C11, C15, C19, C23, C27, C31, C38, C41
- Row 4:** C8, C12, C16, C20, C24


Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>

Sheet: /Power/
File: Power.kicad_sch

Title: 6502PC
Size: B Date: 2025-12-21

KiCad E.D.A. 9.0.2

Rev: 002



Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>


Sheet: /Decoder/
File: Decoder.kicad_sch

Title: 6502PC

Size: B Date: 2025-12-21
KiCad E.D.A. 9.0.2

7

Rev: 002
Id: 7/12




Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>

Sheet: /10/
File: 10.kicad_sch

Title: 6502PC

Size: B Date: 2025-12-21
KiCad E.D.A. 9.0.2

Rev: 002
Id: 8/12




Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>




Sheet: /Spare/
File: Spare.kicad_sch

Title: 6502PC

KICad E.D.A. 9.0.2

Rev: 002
Id: 9/12






Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>


Sheet: /CPU 6502/
File: cpu-6502.kicad_sch



Title: 6502PC

Size: B Date: 2025-12-21
KiCad E.D.A. 9.0.2

Rev: 002
Id: 11/12







CTS is an inverted signal on the RS-232 port. So it is really /CTS. To assert the signal, it must be tied to SPACE, which is a + RS-232 voltage. (MARK, or true, is a - RS-232 voltage.)

Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6502PC>

Sheet: /ACIA/
File: ACIA.kicad_sch

Title: 6502PC

Size: A Date: 2025-12-21
KiCad E.D.A. 9.0.2

Rev: 002
Id: 14/12