

\$EFFF - \$EFFF available
\$EFFF - \$EFFF MMU Registers (3)
\$EFFF - \$EFFF MMU Task Map (16)
\$EFFF - \$EFFF Video (3)
\$EFFF - \$EFFF VIA0 (16)
\$EFFF - \$EFFF VIA1 (16)
\$EFFF - \$EFFF RTC (16)
\$EFFF - \$EFFF ACIA (4)

Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>

Sheet: /Decoder/
File: Decoder.kicad_sch

Title: 6809PC




Size: B Date: 2025-01-21

KiCad E.D.A. 8.0.6





Rev: 001

Id: 7/14

rev. 011: All signal equivalences are DELETED!!!



Bus Address Latch Enable. The address bus is latched on the rising edge of this signal.




Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>

Sheet: /IO/
File: IO.kicad_sch

Title: 6809PC

Size: B Date: 2025-01-21
KiCad E.D.A. 8.0.6

Rev: 001
Id: 8/14



Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>


Sheet: /Spare/
File: Spare.kicad_sch


Title: 6809PC

Size: B	
KiCad E.D.A. 8.0.6	

Date: 2025-01-21

Rev: 001
Id: 9/14





Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>

Sheet: /CPU 6809/
File: cpu-6809.kicad_sch

Title: 6809PC

Size: B


Date: 2025-01-21

Rev: 001

KiCad E.D.A. 8.0.6

Id: 11/14

Id: 13/14




Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>

Sheet: /ACIA/
File: ACIA.kicad_sch

Title: 6809PC

Size: A Date: 2025-01-21
KiCad E.D.A. 8.0.6

Rev: 001
Id: 14/14



Based on work by Andrew Lynch and John Coffman
<https://github.com/danwerner21/6809PC>

Sheet: /ESP_IO/
File: ESP_IO.kicad_sch

Title: 6809PC

Size: USLdger Date: 2025-01-21
KiCad E.D.A. 8.0.6

Rev: 001
Id: 14/14

