



Based on work by Andrew Lynch and John Coffman  
<https://github.com/danwerner21/6809PC>

Sheet: /Memory Map/  
File: memory-map.kicad\_sch



**Title: 6809PC**

Size: B Date: 2025-05-17  
KiCad E.D.A. 8.0.6

Rev: 002  
Id: 4/12



BYPASS CAPACITORS



Based on work by Andrew Lynch and John Coffman  
<https://github.com/danwerner21/6809PC>

Sheet: /Power/  
File: Power.kicad\_sch

**Title: 6809PC**



Size: B

Date: 2025-05-17

Rev: 002

KiCad E.D.A. 8.0.6

Id: 6/12



\$EFFF	available
\$EFFF	MMU Registers (3)
\$EFFF	MMU Task Map (16)
\$EFFF	available
\$EFFF	available
\$EFFF	available
\$EFFF	available
\$EFFF	RTC (16)
\$EFFF	ACIA (4)

Based on work by Andrew Lynch and John Coffman  
<https://github.com/danwerner21/6809PC>

Sheet: /Decoder/  
File: Decoder.kicad\_sch

**Title: 6809PC**




Size: B Date: 2025-05-17

KiCad E.D.A. 8.0.6





Rev: 002

Id: 7/12

rev. 011: All signal equivalences are DELETED!!!



Bus Address Latch Enable. The address bus is latched on the rising edge of this signal.



Based on work by Andrew Lynch and John Coffman  
<https://github.com/danwerner21/6809PC>

Sheet: /IO/  
File: IO.kicad\_sch

**Title: 6809PC**


Size: B Date: 2025-05-17

Rev: 002


KiCad E.D.A. 8.0.6

Id: 8/12

Id: 9/12














Id: 13/12



CTS is an inverted signal on the RS-232 port. So it is really /CTS. To assert the signal, it must be tied to SPACE, which is a + RS-232 voltage. (MARK, or true, is a - RS-232 voltage.)

Based on work by Andrew Lynch and John Coffman  
<https://github.com/danwerner21/6809PC>

Sheet: /ACIA/  
 File: ACIA.kicad\_sch

**Title: 6809PC**

Size: A Date: 2025-05-17

Rev: 002

KiCad E.D.A. 8.0.6

Id: 14/12