


# Lab02-32 Bit ALU REPORT

109550164 徐聖哲

## 1.Code explain

### MUX2to1


- In MUX2to1, I use a case to choose which src to put in the result.
- When select is equal to 0, select src1
- When select is equal to 1, select src2
- I set default as result



```
1  /* Write your code HERE */
2  always @(src1 or src2 or select) begin
3      case (select)
4          1'b0:
5              result = src1;
6          1'b1:
7              result = src2;
8          default:
9              result = result;
10     endcase
11 end
12
13 endmodule
```

## MUX4to1

- When select is equal to 00, select src1  
When select is equal to 01, select src2  
When select is equal to 10, select src3  
When select is equal to 11, select src4



```
1  /* Write your code HERE */
2  always @(*) begin
3      case (select)
4          2'b00:
5              result = src1;
6          2'b01:
7              result = src2;
8          2'b10:
9              result = src3;
10         2'b11:
11             result = src4;
12         default:
13             result = result;
14     endcase
15 end
16
17 endmodule
```

## ALU\_1bit

- In ALU\_1bit, I use two MUX2to1 and one MUX4to1 to implement a one bit alu
- The two MUX2to1 is used to select a and b using Ainvert and Binvert to select.
- Then set wire “and\_o”, “or\_o”, “add\_o” as MUX4to1’s src1, src2, src3 and use boolean expression in slide to illustrate
- MUX4to1 use operation code to select right output for result
- In always block, I let set = sum\_o for furthur use and calulate cout

```
1  /* Write your code HERE */
2  wire and_o, or_o, sum_o;
3  MUX2to1 MUX1 (.result(result1), .src1(src1), .src2(~src1), .select(Ainvert));
4  MUX2to1 MUX2 (.result(result2), .src1(src2), .src2(~src2), .select(Binvert));
5  MUX4to1 MUX3 (.result(result3), .src1(and_o), .src2(or_o), .src3(sum_o), .src4(less), .select(operation));
6  assign and_o = result1 & result2;
7  assign or_o = result1 | result2;
8  assign sum_o = result1 ^ result2 ^ cin;
9
10 always @(*) begin
11     set = sum_o;
12     cout = (result1 & result2) | (result1 & cin) | (result2 & cin);
13     result = result3;
14 end
15
16 endmodule
```

## ALU

- In ALU, I use generate with for loop to implement 32 bit alu
- In generate, since the top alu's less need to be set of the bottom alu, so I use if to deal with it  
other 31 alu use for to construct
- since opcode is list in labw soec, so I set alu\_control[3] as A\_invert and alu\_control[2] as B\_invert, which can represent sub, slt, nor and nand
- I setup wire carry\_out for cout, carry\_in for cin , set for set and res for result
- In always block, I set result as res, because result is register  
zero is 1 if res is equal to 32'b0  
cout is 1 if cout of the bottom alu is 1 when function code is 0010(add) or

overflow is 1 if the MSB of cout is not equal to MSB of cin when function code is 0010(add) or 0110(subtract)

- ```

1  // write your code HERE */
2  wire [32:1] 0 carry_out;
3  wire [33:1] 0 carry_in;
4  wire [32:1] 0 set;
5  wire [32:1] 0 res;
6  assign carry_in[0] = ALU_control[2];
7  assign carry_in[31:] = carry_out[30:0];
8
9  genvar i;
10 generate
11   for(i = 0; i < 32; i=i+1) begin : label
12     if (i == 0)
13       alu_0bit alu(.src1(src1[i]), .src2(src2[i]), .less(set[31]), .Ainvert(ALU_control[31]), .Binvert(ALU_control[21]), .cin(carry_in[i]), .operation(ALU_control[1:0]), .result(res[i]), .cout(carry_out[i]), .set(set[i]));
14     else
15       alu_1bit alu(.src1(src1[i]), .src2(src2[i]), .less('b0), .Ainvert(ALU_control[31]), .Binvert(ALU_control[21]), .cin(carry_in[i]), .operation(ALU_control[1:0]), .result(res[i]), .cout(carry_out[i]), .set(set[i]));
16   end
17 endgenerate
18
19 always @(*) begin
20   result = res;
21   zero = res == 32'b0;
22   cout = carry_out[31] & ((ALU_control == 4'b0010) | (ALU_control == 4'b0110));
23   overflow = (carry_out[31] ^ carry_in[31]) & ((ALU_control == 4'b0010) | (ALU_control == 4'b0110));
24 end
25
26 // always @(*) begin
27 //   if (ALU_control[3:0]==7{ALU_control[3:0]==7}) begin
28 //     $display("ALU Control: %d", ALU_control[3:0]);
29 //     $display(" src1: %d, src2: %d, carry_in: %d, carry_out: %d, res: %d, set: %d", src1[31:0], src2[31:0], carry_in[31:0], carry_out[31:0], res[31:0], set[31:0]);
30 //   end
31 // end
32
33 endmodule

```

```
PS C:\Users\danzel\徐聖哲\課程\大二下\計算機組織\Lab02_test> iverilog -o lab2.vvp alu.v alu_1bit.v testbench.v MUX*
PS C:\Users\danzel\徐聖哲\課程\大二下\計算機組織\Lab02_test> vvp lab2.vvp
VCD info: dumpfile alu.vcd opened for output.
*****
*                PATTERN RESULT TABLE                *
*****
* PATTERN *                Result                * ZCV *
*****
*      Congratulations! All data are correct!      *
*****
Correct Count: 30
```

Compared to lab1, I think lab2 is not that hard, but still needs some hard work to finish it.

Secondly, the mux is quite easy but when it comes to merge 32 alu, things become complicated. It takes me some time to find out that I have to use wire to store

temporary value. For example carry\_in and carry\_out, I can easily use them to calculate cout and overflow.

Third, the hint in the last page of the slide is very useful. I will create 32 modules separately if I don't search genvar first. I think generating is quite powerful. I can drill with a repeat module in a block, but it seems that the display doesn't work. So I use it on another always block, to check my error

Finally, I spent about two hours to solve the error of subtracting, but I found the error in alu\_1bit.v. I missed writing result1 and result2 as src1 and src2 in L26. I am so stupid haha.