Lab2: 32-bit ALU

TA-黃威淳

s094398.cs10@nycu.edu.tw

Tool

Icarus verilog

- Mac OSX
 - brew install icarus-verilog
- Windows
 - https://bleyer.org/icarus/iverilog-v11-20210204-x64_setup.exe
- Ubuntu
 - sudo apt install verilog

GTKWave (unnecessary)


- Easy to debug
- Other HDL simulator (unnecessary)
 - Easy for debug

Attached file

- TODO
 - o alu.v (32-bit ALU)
 - o alu 1bit.v
 - o MUX2to1.v
 - MUX4to1.v
- Validate the correction of your implementation (32 bit ALU)
 - testbench.v
- Testcase
 - o *.txt

Please do not modify these files

- Simple testbench (1 bit ALU)
 - o alu_1bit_tb.v



MUX 2to1 & 4to1

```
input src1,
   input src2,
   input select,
   output reg result
   );
/* Write your code HERE */
endmodule
```


```
input src1,
input src2,
input src3,
input src4,
input [2-1:0] select,
output reg result
);
/* Write your code HERE */
endmodule
```

1 Bit ALU

```
Operation
                Ainvert
                      Binvert
                                             Carryln
                                                                - Result
                                                      2
Less
                                      CarryOut
```

```
timescale 1ns/1ps
nodule alu_1bit(
                                     //1 bit source 1
                        src1,
                        src2,
                        less,
                                     //1 bit less
                        Ainvert,
                                                        (input)
                        Binvert,
                                                        (input)
                        cin,
                [2-1:0]
                        operation,
                        result,
                                                        (output)
                        cout
   );
```

32 bit ALU



Testbench - 1 bit

Your code

• \$ iverilog -o 1bit alu_1bit_tb.v alu_1bit.v MUX*

output file (default: a.out)

- \$./1bit
- We provide simple 1-bit ALU testbench, feel fre to use it!
- Just for testing your 1-bit ALU correctness

sum x
carry x
========
sum x
carry x
========
sum x
carry x
carry x

alu 1bit tb.v

```
begin
   a = 1:
   b = 1:
                            You can modify
   less = 0;
   Ainvert = 0;
                           these value
   Binvert = 0;
   cin = 0:
   operation = 2'b00;
   $display("sum %d", sum);
   $display("carry %d", carry);
   $display("=======");
   #period: // wait for period
   a = 1;
   b = 1:
   less = 0:
   Ainvert = 0;
   Binvert = 0;
   cin = 0;
   operation = 2'b01;
   $display("sum %d", sum);
   $display("carry %d", carry);
   $display("======="):
   #period;
   a = 1;
   b = 1:
   less = 0;
   Ainvert = 0:
   Binvert = 0:
   cin = 0;
   operation = 2'b11;
   $display("sum %d", sum);
   $display("carry %d", carry);
   $display("=======");
   #period;
```

Testbench

Your code

• \$ iverilog -o lab2 alu.v alu_1bit.v testbench.v MUX*

output file (default: a.out)

- \$./lab2
- Do not modify testbench.v

```
PATTERN RESULT TABLE
PATTERN *
                       Result
No. 1 error!
Correct result: eeeeeeee
                              Correct ZCV: 000
Your result: xxxxxxxx
                              Your ZCV: xxx
No. 2 error!
Correct result: 00000000
                             Correct ZCV: 100
                              Your ZCV: xxx
Your result: xxxxxxxx
No. 3 error!
Correct result: 9bf5fea6
                              Correct ZCV: 000
                             Your ZCV: xxx
Your result: xxxxxxxx
No. 4 error!
Correct result: 00000000
                              Correct ZCV: 110
Your result: xxxxxxxx
                              Your ZCV: xxx
```

Testcase

- testcase.txt
 - o 30 cases

	1.00	W				
number	0P	function	src1	src2	result	ZCV
1	d	NAND	11111111	11111111	eeeeeee	000
2	0	AND	ffff0000	0000ffff	00000000	100
3	1	OR	9284fc02	8b71d6a6	9bf5fea6	000
4	2	ADD	ffffffff	00000001	00000000	110
5	2	ADD	7fffffff	7fffffff	fffffffe	001
1 2 3 4 5 6 7 8 9	6	SUB	c4fab894	54b51e1e	70459a76	011
7	6	SUB	76543210	01234567	7530eca9	010
8	7	SLT	00000000	Offfffff	00000001	000
	C	NOR	00000000	00000000	ffffffff	000
10	2	ADD	00000000	00000000	00000000	100
11	2	ADD	00000000	ffffffff	ffffffff	000
12	2	ADD	00000001	ffffffff	00000000	110
13	6	SUB	00000000	00000000	00000000	110
14	6	SUB	00000000	ffffffff	00000001	000
15	6	SUB	00000001	00000001	00000000	110
16	6	SUB	00000100	00000001	000000ff	010
17	7	SLT	00000000	00000000	00000000	100
18	7	SLT	00000000	00000001	00000001	000
19	7	SLT	00000000	ffffffff	00000000	100
20	7	SLT	00000001	00000000	00000000	100
21	7	SLT	ffffffff	00000000	00000001	000
22	0	AND	ffffffff	ffffffff	ffffffff	000
23	0	AND	ffffffff	12345678	12345678	000
24	0	AND	12345678	87654321	02244220	000
25	0	AND	00000000	ffffffff	00000000	100
26	1	OR	ffffffff	ffffffff	ffffffff	000
27	1	OR	12345678	87654321	97755779	000
28	1	0R	00000000	ffffffff	ffffffff	000
29	1	OR	00000000	00000000	00000000	100
30	d	NAND	00000000	ffffffff	fffffff	000

How to debug

- 1-bit ALU
 - \$ iverilog -o 1bit alu_1bit_tb.v alu_1bit.v MUX*
 - \$./1bit
 - You will get alu_1bit.vcd and open it with GTKWave
- 32-bit ALU
 - \$ iverilog -o lab2 alu.v alu_1bit.v testbench.v MUX*
 - \$./lab2
 - You will get alu.vcd and open it with GTKWave

Hint

Verilog generate & for may help you to finish this lab