

NAME	
------	--

EXAMINATION RULES

- The duration of this exam is 120 minutes.
- The exam consists of 14 pages including this one. Write your name to each page.
- The total points is 115, points above 100 are bonus.
- Students are required to follow all instructions given by the examiners.
- Talking is NOT allowed under any circumstances.
- Students MAY NOT bring any written or printed materials into the examination room except where explicitly allowed by the examiner.
- Mobile phones are strictly prohibited in the examination room.
- Students MAY NOT bring any electronic device into the examination room except where explicitly allowed by the examiner (e.g., calculators with specified capabilities).
- Students may raise their hand to ask the examiner a question. The examiner may decide not to answer the question: students are expected to know the requisite terminology and understand the examination questions.
- For examinations lasting two hours or less, students are NOT allowed to leave the examination room until ready to turn in their work.
- Once a student has seen the examination paper, the student is assumed to be in good health at the time of the examination.

I have read and understood the examination rules. I will not cheat, copy from other students, or unauthorized materials or devices, and I have not brought such materials or devices into the examination room.	use
Signed:	

ROBT206 Microcontrollers with Lab - Final Exam

Please provide precise answers to all questions. You can use the back side of the sheet in order to answer the questions.

1. Fill the table for numbers in different bases: (10 points)

Decimal	Binary	Hexadecimal
21	0610101	0x15
54	0b110110	0×36
20	0611010010	0xD2
4.3.75	0b1110.011	Ox E.6

2. Perform subtraction operation using 2s complement (5 points) 10101011 - 10111101

28 complement = 01000011

10101011

01000011


11101110
$$\rightarrow$$
 28 comp. = 00010010

Lesult = -010010

3. Optimize the following Boolean function **F** with don't-care conditions **d**. (5 **points**)

$$F(A,B,C,D) = \sum m(0,2,4,5,8,14,15) + d$$
 $(A,B,C,D),$ $d(A,B,C,D) = \sum m(7,10.13)$

Find all prime implicants and apply the selection rule.



Using Selection Rules we select only non overlapped prime implicants, which are:


4. (20 points total)


The truth table for a combinational circuit with three inputs (A,B,C) and one output (Z) is below.

Y is an external signal.

	Α	В	С	Z	
,	0	0	0	0	
	0	0	1	1	2=C
	0	1	0	Υ	Z= y. C+C= y+C
	0	1	1	1	2- /C+C- y+C
	1	0	0	Υ	Z = Y. C
	1	0	1	0	2 - 9 - 0
	1	1	0	0	7 - 6
	1	1	0	1	2 = C
			1		

- a) Implement the combinational circuit using a 3-to-8 decoder and additional gates. (10 points)
- b) Implement the combinational circuit using a 4-to-1 line multiplexer. (10 points)






5. (**15 points**) A cargo crane: Create a controller for a crane that offloads cargo from trucks onto a cargo area. It has inputs S1 and S0 and a sensor S2. When S1S0=00 the crane goes down, if S1S0=11 the crane goes up. For S1S0=01, and S1S0=10 the crane goes right and left respectively.

There are additional rules.

- The crane always goes up after going down.
- It cannot go down if the cargo area is full, which is represented by the sensor (S2) having a value of '1'. If the crane is going left or right and the new command is to go down, the crane instead goes up.


Do not worry about the outputs, only the state




Find the state diagram and state table of the crane controller. Use UP, DOWN, LEFT and RIGHT as states, and combinations \$2\$150 as inputs (5 point)

inputs (5 point)

b) Design the circuit using two D flip flops (10 point)





Λ		\$2	=0		
A			S	· P	
	1			1	
	B			A	
	1			U	B
		SC)		
		1 ~			

A	B	S2	SI	SO	A (++1)	B(++1)
000000000000000000000000000000000000000	00000111101111	XOX1XXX1OXXXX1OX	0010101001×11000	10001110000001	0110000011010010	1010010001010001

$$A(++1) = \overline{ASO} + BSO$$

$$= (A+B)SO$$

$$B(t+1) = \overline{A} \overline{S} \overline{I} SO + \overline{A} S \overline{I} \overline{S} O + A S \overline{I} \overline{S} O + B S \overline{I} \overline{S} O + B S \overline{I} \overline{S} O = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O + S \overline{I} \overline{S} O + S \overline{I} \overline{S} O) = (\overline{A} + B)(\overline{S} \overline{I} S O + S \overline{I} \overline{S} O$$


6. Using D flip flops and logic gates design a binary counter to repeat sequence of states 1, 2, 3, 6 **(15 points)**

A	B	C	DA	DB	DC
0	0	P	0	P	0
0	1	0	0	1	1
0	1	1	1	1	0
1	1	0	0	0	1

$$DA = \overline{A}BC$$

$$DB = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC$$


$$DC = \overline{A}B\overline{C}$$




$$DA = BC$$

$$DB = \overline{A}$$


$$DC = \overline{C}$$



7. Using a 64K \times 8 bit RAM chips as shown below design a 386K \times 16-bit memory (10 points)



8. A block diagram of a single cycle computer with 8 registers, the instruction set and a PC control combination table are given below. Complete the table below for executing instructions (15 points)



PC Operation	PL	JB	BC
Count Up	0	X	X
Jump	1	1	X
Branch on Negative (else Count Up)	1	0	1
Branch on Zero (else Count Up)	1	0	0

☐ TABLE 9-8 Instruction Specifications for the Simple Computer

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD. RA	R[DR] ← R[SA]*	N. Z.
Increment	0000001	INC	RD. RA	$R[DR] \leftarrow R[SA] + 1^*$	N.Z
Add	00000010	ADD	RD. RA. RB	$R[DR] \leftarrow R[SA] + R[SB]*$	N.Z
Subtract	00000101	SUB		$R[DR] \leftarrow R[SA] - R[SB]$	N.Z
Decrement	00000110	DEC	RD. RA	$R[DR] \leftarrow R[SA] - 1*$	N.Z
AND	0001000	AND		$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	NZ
OR	0001001	OR	RD RA RB	$R[DR] \leftarrow R[SA] \vee R[SB] *$	N.Z
Exclusive OR	0001010	XOR	RD. RA. RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N.Z
NOT	0001011	NOT	RD. RA	RIDRI - RISAL*	N.Z
Move B	0001100	MOVB	RD. RB	$R[DR] \leftarrow R[SB]^*$	17. /
Shift Right	0001101	SHIR	RD. RB	R DR ← sr R SB *	
Shift Left	0001110	SHIL	RD. RB	$R[DR] \leftarrow si R[SB]$	
Load Immediate	1001100	LDI	RD, OP	RIDRI - zf OP*	
Add Immediate	1000010	ADI	RD, RA, OP		N.Z
Load	0010000	LD	RD. RA	RIDRI ← MISAI*	14. 1
Store	0100000	ST	RA, RB	M[SA] ← R[SB]*	
Branch on Zero	1.1000000	BRZ	RA. AD	if $(R[SA] = 0) PC \leftarrow PC + se AD$.	N1 "7
				if $(R[SA] \neq 0)$ PC \leftarrow PC $+ 1$	2 3
Branch on	11000001	BRN	RA.AD	if $(R[SA] < 0)$ PC \leftarrow PC + se AD.	NI TZ
Negative				if $(R[SA] \ge 0)$ PC \leftarrow PC $+ 1$	3 4 , 1
Jump	1110000	IMP	RA	PC ← RISAI	


^{*} For all of these instructions, $PC \leftarrow PC + 1$ is also executed to prepare for the next cycle.

☐ TABLE 9-8 Instruction Specifications for the Simple Computer

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD.RA	R[DR] ← R[SA]*	N. Z.
Increment	0000001	INC	RD, RA	R[DR] + R[SA] + 1*	N. 2
Add	COCCIO	ADD		$R[DR] \leftarrow R[SA] + R[SB]$	N. 2
Subtract	0000101	SUB	RD RA RB	RIDR - RISA - RISBI*	
Decrement	0000110	DEC	RD. RA	RIDR - RISA - I"	N.Z
AND	0001000	AND		RIDR - RISALA RISBI"	N.Z
OF.	COCTOCT	OR	RD RA RB	RIDR - RISA ORISB +	N. 2
Exclusive OR	0001010	XOR	BD BA BB	RIDR - RISA @ RISB -	N.Z
NOT	COCTOTI	NOT	RD. RA	RIDRI - RISAL *	N.Z
Move B	0001100	MOVB	RD. RB	$R[DR] \leftarrow R[SA]^*$	N. /
Shift Right	0001101	SHIR	RD. RB		
Shift Left	0001110		RD. RB	$R[DR] \leftarrow sr R[SB]^*$ $R[DR] \leftarrow sl R[SB]^*$	
Load Immediate	1001100		RD. OP		
Add Immediate	10000010		RD, RA, OP	R[DR] - Z(OP	
Load	0010000	LID	RD. RA	$R[DR] \leftarrow R[SA] + zf OP*$ $R[DR] \leftarrow M[SA]*$	N.Z.
Store	0100000		RA. RB	MISAL RISBIT	
Branch on Zero	1100000	BRZ	RA, AD		
		Anne de de de de de	*********	if $(R[SA] = 0)$ PC \leftarrow PC + se AD.	~ ~
Branch on	1100001	BRN	RA.AD	if $(R[SA] \neq 0)$ PC \leftarrow PC + 1	
Negative			*********	if $(R[SA] \le 0)$ PC \leftarrow PC + se AD.	N.Z
Jump	1110000	ENTER	RA	if $(R[SA] \ge 0)$ PC \leftarrow PC $+1$	
	a a a constant	J . V	***	$PC \leftarrow R[SA]$	

Instructio DA AA BA M Opcod MD RW M PL JB BC n-B e W Register transfer M[R2] [R5 XXX OLO 101 O OLOCOCO X O 1 R1 R6 - R3 OOL 110 OIL 0 0000101 0 1 if (R6<0) PC∏PC + sePC $\times \times \times$ (100 $\times \times \times$ X 1100001 \times 0 0 1 else PC \square PC + 1

9. The format of different types of instructions for a simple computer with 8 registers each holding 16 bits is given below. The instruction set architecture is given in the previous question (20 points).



(c) Jump and Branch

Two values are stored in the memory locations 31 and 32. Load them to registers R0 and R1 and perform the following operations.

- 1. R2 = R0 + R1
- 2. R3 = R2 5
- 3. R3 = R3 + 1

The final value of R3 is to be stored in the memory location 33.

Write a mnemonic program for the simple computer based on that information and fill the memory content as much as you can (assume the memory contains instructions and data). Explain your reasoning. Assume that for executing your program PC starts from value 14. Initial values of the register file registers are given on the left.

Student Name:

Student Manne:		2 May 2014
Regist er	Decimal Value	Decim Memory Content al
RO	0	Memor
R1	0	y Addres
R2	0	S
R3	0	14 0010000 000 101 XXX
R4	0	15 0000001 tot tot xxx
R5	31	16 0010000 ool fol xxx
R6	0	170000010 010 000 001
R7	0	18 1001 100 100 XXX 101
		190000101 011 010 100
LD RO, R5		20 0000001 off off XXX
INC R5, R5		21 0000001 101 101 XXX
LD RI, R5		22 ofooooo xxx for off
ADD R2, RO, R		23
LD1 R4, #5		24
, , ,, ,,		25
SUB R3, R2,	K4	26
INC R3		27
INC R5		28
ST R5, R3		29
		30
		31 0000 0000 0001 0101
		32 0000 0000 0001 0110
		33 000000000000000000000000000000000000
		34