(19) 2 4-bit registers R1 and R2 C: R2←0 CL RZ = RZ RL > clock clock Cz: Rz - RZ Load RZ Clock Load 22 A register cell for register B: 51: B = B+A 50: B + B+1 B;+1 Ci+L Bi+1 Ci+L Bi 5. Bi OBite A; Ci Bitz Citz 13; 01 1 OTTO 00010 10011 0 0 D 0 000 01 0 0 7 Q1 01 0 11 OL 0 11 1 1 10 0 0 1 0 01 >ce C<sub>i</sub> 5 B 00 æ 52

Clock