

Homework 4

Chapter 4

③ Given: 00110101 11001010

a) Clear odd positions to zero

AND with 01010101 01010101

b) set rightmost 4 bits to 1

OR with 00000000 00001111

So: \wedge 00110101 11001010
01010101 01010101
00010101 10000000


c) complement the most significant 8 bits
XOR with 11111111 00000000

④ 8 bit operand: 11001010

Shift left: 10010100


Shift right: 01100101

⑤



S ₁	S ₀	Register Operation
0	0	Load parallel data No change
0	1	Load parallel data
1	0	Shift down
1	1	Clear register to 0

⑩ 16-bit serial-parallel counter using four 4-bit parallel counters



Maximum # of AND gates - 4