ALTERA Cyclone V SoC Development & Education Board (DE10-Standard)

PAGE	CONTENT	PAGE	CONTENT		
1	Cover Page	18	ADV7180 Video Decoder		
2	Block Diagram	19	Audio CODEC		
3	FPGA BANK 3, BANK 4	20	7-Segment Display, LED		
4	FPGA BANK 5, BANK 6	21	FPGA BUTTON, Switch		
5	FPGA BANK 7, BANK 8	22	ADC, PS2, IR Tx, IR Rx		
6	FPGA Clocks, GND	23	2-port USB Host		
7	Transceiver	24	1 Gigabit Ethernet		
8	FPGA Configuration	25	UART to USB, SD CARD		
9	FPGA Decoupling	26	Accelerometer, LTC Connector		
10	FPGA Power	27	I2C Multiplexer, HPS BUTTON, HPS LED		
11	USB Blaster II	28	LCD		
12	JTAG Chain	29	Power - 1.1V		
13	GPIO	30	Power - 5V, 3.3V		
14	HSMC	31	Power - 9V, 2.5V, 1.5V		
15	SDRAM, HPS QSPI Flash	32	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT		
16	HPS DDR3 SDRAM	33	Power - VCCIO_HSMC & HSMC_VCCPD		
17	ADV7123 VGA	5			

Copyright (c) 2016 by Terasto Inc. Takean. All digits reserved. All orgins reserved. Operat of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.									
Title									
DE10-Standard Board									
Size	Document Number					Rev			
В	Cover Page					В			
	7								
Date:	Wednesday, March 01, 2017	Sheet	1	of	33				































































