


Diego Pérez Sanchez. xH45H32 Controller ASM


All signals assumed to be (others \Rightarrow '0') unless otherwise stated

reset = 1 in any state will result in transition to init-5.


init-5

init-5 en_a1 = '1', en_a2 = '1', en_a3 = '1', en_a4 = '1'
init = '1', en_acc = '1', rst_per = '1', rst_bidx = '1', en_bcnt = '1'





540



st7
round_idx="11", op="00", c4c='1', en_sh='1'

dm_in_last 0 → input-5

gt16 1 → convergence-5

add-input-5

P50

op="10" c4c='0' acc_stg="10"

dm_valid_bytes 0

byte_sel="00"
en_acc='1'

P51

op="10" c4c='1' byte_sel="00" en_acc='1' acc_stg="10"

P52

op="10" c4c='0' acc_stg="10"

dm_valid_bytes 0

byte_sel="01"
en_acc='1'

P53

op="10" c4c='1' byte_sel="01" en_acc='1' acc_stg="10"

P54

op="10" c4c='0' acc_stg="10"

dm_valid_bytes 0

byte_sel="10"
en_acc='1'

P55

op="10" c4c='1' byte_sel="10" en_acc='1' acc_stg="10"

avalanche-50