

ESP32 - C3 Series

Datasheet version 1.9

Ultra-Low-Power SoC with RISC-V Single-Core CPU
2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth
Optional 4 MB flash in the chip's package
QFN32 (5×5 mm) package

Including:

ESP32-C3

ESP32-C3FN4 - End of life

ESP32-C3FH4

ESP32-C3FH4 - Recommended

ESP32-C3FH4X - Recommended




ESPRESSIF

Product Overview

ESP32-C3 is a low-power and highly-integrated MCU-based SoC with Bluetooth® and Bluetooth Energy (Bluetooth LE).

The functional block diagram of the SoC is shown below.



ESP32-C3 Functional Block Diagram

For more information on power consumption, please refer to the [ESP32-C3 Pin List](#) and [ESP32-C3 Pin List](#).

Features

Wi - Fi

- IEEE 802.11b/g/n-compliant
- Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- Four virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode and promiscuous mode
Note that when ESP32-C3 scans in Station mode, the SoftAP channel is disabled
- Antenna diversity
- 802.11mc FTM

Bluetooth®

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode (20 dBm)
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth

CPU and Memory

- 32-bit RISC-V single-core processor, up to 160 MHz
- CoreMark score:
 - 1 core at 160 MHz: 407.22 CoreMark; 2.55 CoreMark / MHz
- 384 KB ROM
- 400 KB SRAM (16 KB for cache)

- 8 KB SRAM in RTC
- In-package flash (see [ESP32-C3 Series Chapter 32 - ICS Section 3.2.1 Comparison](#))
- SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to external memory
- Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Advanced Peripheral Interfaces

- 22 or 16 programmable GPIOs
- Digital interfaces:
 - Three SPI
 - Two UART
 - I²C
 - I²S
 - Remote control peripheral, with 2 transmit channels and 2 receive channels
 - LED PWM controller, with up to 6 channels
 - Full-speed USB Serial/JTAG controller
 - General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
 - TWA[®] controller compatible with ISO 11898-1 (CAN Specific)
- Analog interfaces:
 - Two 12-bit SAR ADCs, up to 6 channels
 - Temperature sensor
- Timers:
 - Two 54-bit general-purpose timers
 - Three digital watchdog timers
 - Analog watchdog timer
 - 52-bit system timer

Power Management

- Fine-resolution power control through a selection of clock frequencies and individual power control of internal components
- Four power modes designed for typical scenarios: Active, Monitor, Deep-sleep, and Ultra-deep-sleep
- Power consumption in Deep-sleep mode is 5 μ A
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot - permission control on accessing internal and
- Flash encryption - memory encryption and decryption
- 4096-bit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA Accelerator (FIPS PUB 180-4)
 - RSA Accelerator
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

RF Module

- Antenna switches, RF balun, power amplifier, low-noise rec
- Up to +21 dBm of power for an 802.11b transmission
- Up to +20 dBm of power for an 802.11n transmission
- Up to -105 dBm of sensitivity for Bluetooth LE receiver (12.5

Applications

With low power consumption, ESP32-C3 is an ideal choice for IoT

- | | |
|-------------------------|----------------------------------|
| • Smart Home | • POS Machines |
| • Industrial Automation | • Service Robot |
| • Health Care | • Audio Devices |
| • Consumer Electronics | • Generic Low-power IoT Sensor H |
| • Smart Agriculture | • Generic Low-power IoT Data Log |

Note:

Check the link or the QR code to make sure that you use the latest version of the datasheet.
<https://www.espressif.com/documentation/esp32>



Contents

Product Overview	2
Features	3
Applications	5
1 ESP32-C3 Series Comparison	11
1.1 Nomenclature	11
1.2 Comparison	11
2 Pins	12
2.1 Pin Layout	12
2.2 Pin Overview	14
2.3 I/O Pins	17
2.3.1 I/O MUX Functions	17
2.3.2 Analog Functions	19
2.3.3 Restrictions for GPIOs	20
2.4 Analog Pins	21
2.5 Power Supply	22
2.5.1 Power Pins	22
2.5.2 Power Scheme	22
2.5.3 Chip Power-up and Reset	23
2.6 Pin Mapping Between Chip and Flash	25
3 Boot Configurations	26
3.1 Chip Boot Mode Control	27
3.2 ROM Messages Printing Control	27
4 Functional Description	29
4.1 System	29
4.1.1 Microprocessor and Master	29
4.1.1.1 High-Performance CPU	29
4.1.1.2 GDMA Controller	29
4.1.2 Memory Organization	29
4.1.2.1 Internal Memory	30
4.1.2.2 Off-package Flash	31
4.1.2.3 Cache	31
4.1.2.4 eFuse Controller	31

4.1.3	System Components	32
4.1.3.1	I O MUX and GPIO Matrix	32
4.1.3.2	Reset	32
4.1.3.3	Clock	33
4.1.3.4	Interrupt Matrix	33
4.1.3.5	System Timer	34
4.1.3.6	Power Management Unit	34
4.1.3.7	Timer Group	36
4.1.3.8	Watchdog Timers	36
4.1.3.9	Permission Control	37
4.1.3.10	System Registers	37
4.1.3.11	Debug Assistant	38
4.1.4	Cryptography and Security Component	38
4.1.4.1	AES Accelerator	38
4.1.4.2	HMAC Accelerator	39
4.1.4.3	RSA Accelerator	39
4.1.4.4	SHA Accelerator	39
4.1.4.5	Digital Signature	40
4.1.4.6	External Memory Encryption and Decryption	40
4.1.4.7	Random Number Generator	41
4.2	Peripherals	42
4.2.1	Connectivity Interface	42
4.2.1.1	UART Controller	42
4.2.1.2	SPI Controller	42
4.2.1.3	I2C Controller	43
4.2.1.4	I2S Controller	44
4.2.1.5	USB Serial / JTAG Controller	44
4.2.1.6	Two-wire Automotive Interface	44
4.2.1.7	LED PWM Controller	45
4.2.1.8	Remote Control Peripheral	45
4.2.2	Analog Signal Processing	46
4.2.2.1	SAR ADC	46
4.2.2.2	Temperature Sensor	46
4.3	Wireless Communication	47
4.3.1	Radio	47
4.3.1.1	2.4 GHz Receiver	47
4.3.1.2	2.4 GHz Transmitter	47
4.3.1.3	Clock Generator	47
4.3.2	Wi-Fi	48
4.3.2.1	Wi-Fi Radio and Baseband	48
4.3.2.2	Wi-Fi MAC	48
4.3.2.3	Networking Features	49
4.3.3	Bluetooth LE	49
4.3.3.1	Bluetooth LE PHY	49
4.3.3.2	Bluetooth LE Link Controller	49

5	E l e c t r i c a l C h a r a c t e r i s t i c s	50
5.1	A b s o l u t e M a x i m u m R a t i n g s	50
5.2	R e c o m m e n d e d O p e r a t i n g C o n d i t i o n s	50
5.3	V D D _ S P I O u t p u t C h a r a c t e r i s t i c s	51
5.4	D C C h a r a c t e r i s t i c s (3 . 3 V , 2 5 ° C)	51
5.5	A D C C h a r a c t e r i s t i c s	52
5.6	C u r r e n t C o n s u m p t i o n	52
5.6.1	R F C u r r e n t C o n s u m p t i o n i n A c t i v e M o d e	52
5.6.2	C u r r e n t C o n s u m p t i o n i n O t h e r M o d e s	53
5.7	R e l i a b i l i t y	53
6	R F C h a r a c t e r i s t i c s	55
6.1	W i - F i R a d i o	55
6.1.1	W i - F i R F T r a n s m i t t e r (T X) C h a r a c t e r i s t i c s	55
6.1.2	W i - F i R F R e c e i v e r (R X) C h a r a c t e r i s t i c s	56
6.2	B l u e t o o t h 5 (L E) R a d i o	57
6.2.1	B l u e t o o t h L E R F T r a n s m i t t e r (T X) C h a r a c t e r i s t i c s	57
6.2.2	B l u e t o o t h L E R F R e c e i v e r (R X) C h a r a c t e r i s t i c s	59
7	P a c k a g i n g	62
A p p e n d i x A – E S P 3 2 - C 3 C o n s o l i d a t e d		63
R e l a t e d D o c u m e n t a t i o n a n d R e s o u r c e		64
R e v i s i o n H i s t o r y		65

List of Tables

1-1	ESP32-C3 Series Comparison	11
2-1	Pin Overview	14
2-2	Power-Up Glitches on Pins	16
2-3	Peripheral Signals Routed via IOMUX	17
2-4	IOMUX Pin Functions	17
2-5	Analog Signals Routed to Analog Functions	19
2-6	Analog Functions	19
2-7	Analog Pins	21
2-8	Power Pins	22
2-9	Voltage Regulators	22
2-10	Description of Timing Parameters for Power-up and Reset	24
2-11	Pin Mapping Between Chip and In-package Flash	25
3-1	Default Configuration of Strapping Pins	26
3-2	Description of Timing Parameters for the Strapping Pins	26
3-3	Chip Boot Mode Control	27
3-4	UART ROM Message Printing Control	28
3-5	USB Serial/JTAG ROM Message Printing Control	28
4-1	Components and Power Domains	35
5-1	Absolute Maximum Ratings	50
5-2	Recommended Operating Conditions	50
5-3	VDD_SPI Internal and Output Characteristics	51
5-4	DC Characteristics (3.3 V, 25 °C)	51
5-5	ADC Characteristics	52
5-6	ADC Calibration Results	52
5-7	Wi-Fi Current Consumption Depending on RF Modes	52
5-8	Current Consumption in Modem-sleep Mode	53
5-9	Current Consumption in Low-Power Modes	53
5-10	Reliability Qualifications	53
6-1	Wi-Fi Frequency	55
6-2	TX Power with Spectral Mask and EVM Meeting 802.11b Stand	55
6-3	TX EVM Test	55
6-4	RX Sensitivity	56
6-5	Maximum RX Level	57
6-6	RX Adjacent Channel Rejection	57
6-7	Bluetooth LE Frequency	57
6-8	Transmitter Characteristics - Bluetooth LE 1 Mbps	57
6-9	Transmitter Characteristics - Bluetooth LE 2 Mbps	58
6-10	Transmitter Characteristics - Bluetooth LE 125 Kbps	58
6-11	Transmitter Characteristics - Bluetooth LE 500 Kbps	59
6-12	Receiver Characteristics - Bluetooth LE 1 Mbps	59
6-13	Receiver Characteristics - Bluetooth LE 2 Mbps	60
6-14	Receiver Characteristics - Bluetooth LE 125 Kbps	60
6-15	Receiver Characteristics - Bluetooth LE 500 Kbps	61

List of Figures

1 - 1	ESP32 - C3 Series Nomenclature	11
2 - 1	ESP32 - C3FH4, and ESP32 - C3FN4 Pin Layout (Top View)	12
2 - 2	ESP32 - C3FH4X and ESP32 - C3FH4AZ Pin Layout (Top View)	13
2 - 3	ESP32 - C3 Power Scheme	23
2 - 4	Visualization of Timing Parameters for Power - up and Res	23
3 - 1	Visualization of Timing Parameters for the Strapping P	27
4 - 1	Address Mapping Structure	30
4 - 2	Components and Power Domains	35
7 - 1	QFN32 (5×5 mm) Package	62

1 ESP32-C3 Series Comparison

1.1 Nomenclature




Figure 1-1. ESP32-C3 Series Nomenclature

1.2 Comparison

Table 1-1. ESP32-C3 Series Comparison

Ordering Code	In-Package	Ambient Temperature	Package	GPIOs	Chip Revision
ESP32 ³ C3	—	40~105	QFN32 (5*5)	22	v0.4
ESP32-C3FN4 (End of life)	4 MB	40~85	QFN32 (5*5)	22	v0.4
ESP32-C3FH4	4 MB	40~105	QFN32 (5*5)	22	v0.4
ESP32-C3(FH4AZ)	4 MB	40~105	QFN32 (5*5)	22	v0.4
ESP32-C3FH4X (Recommended)	4 MB	40~105	QFN32 (5*5)	22	v1.1

¹For details on chip marking and packaging, see Section 7.2.

²Ambient temperature specifies the recommended temperature for the chip.

³ESP32-C3 requires an SPI flash off the chip's package. For more details, see [Between Chip and Flash](#).

⁴SPI0/SPI1 pins for flash connection are not bonded for variant.

⁵All chip revisions have the same SRAM size, but chip revision v1.1 has more available space for users than chip revision v0.4. Chip revision details are in [ESP32-C3 Series SoC Errata](#).

⁶For information about in-package flash, see [Flash Memory](#). The chip operates at a maximum clock frequency of 80 MHz and does not have a requirement for a higher flash clock frequency of 120 MHz or more.

2 Pins

2. Pin Layout




Figure 2-1. ESP32-C3FH4, and ESP32-C3FN4 Pin Layout ()




Figure 2-2. ESP32-C3FH4X and ESP32-C3FH4AZ Pin Layout

2. Pin Overview

The ESP32-C3 chip integrates multiple peripherals that make the chip package size reasonably small, the number of available pins is limited. The chip provides a programmable I/O Matrix (GPIO Matrix).

All in all, the ESP32-C3 chip has the following types of pins:

- I/O pins with the following predefined sets of functions to connect to:
 - Each I/O pin has predefined functions to connect to I/O MUX Functions
 - Some I/O pins have predefined functions to connect to Analog Functions
- Analog pins that have exclusive analog functions to connect to Analog Pins
- Power pins that supply power to the chip components

Table 2-1 provides an overview of all the pins. For more information on each pin type, see Appendix A - ESP32-C3 Consolidated Pin Overview.

Table 2-1. Pin Overview

Pin No	Pin Name	Pin Type	Pin Providing Power ^{2, 4}	Pin Setting At Reset	Pin Setting After Reset	Pin Function Set I/O MUX	Pin Function Set Analog
1	LNA_IN	Analog					
2	VDD3P3	Power					
3	VDD3P3	Power					
4	XTAL_32K_IPO		VDD3P3_RTC			I/O MUX	Analog
5	XTAL_32K_INO		VDD3P3_RTC			I/O MUX	Analog
6	GPIO2	I/O	VDD3P3_RTC	I/E	I/E	I/O MUX	Analog
7	CHIP_EN	Analog					
8	GPIO3	I/O	VDD3P3_RTC	I/E	I/E	I/O MUX	Analog
9	MTMS	I/O	VDD3P3_RTC		I/E	I/O MUX	Analog
10	MTDI	I/O	VDD3P3_RTC		I/E	I/O MUX	Analog
11	VDD3P3_RTC	Power					
12	MTCK	I/O	VDD3P3_CPU		I/E	I/O MUX	
13	MTDO	I/O	VDD3P3_CPU		I/E	I/O MUX	
14	GPIO8	I/O	VDD3P3_CPU	I/E	I/E	I/O MUX	
15	GPIO9	I/O	VDD3P3_CPU	I/E, WPU	I/E, WPU	I/O MUX	
16	GPIO10	I/O	VDD3P3_CPU		I/E	I/O MUX	
17	VDD3P3_CPU	Power					
18	VDD_SPI	Power	VDD3P3_CPU			I/O MUX	
19	SPIHD	I/O	VDD_SPI / VDD3P3_CPU	WPU	WPU	I/O MUX	
20	SPIWP	I/O	VDD_SPI / VDD3P3_CPU	WPU	WPU	I/O MUX	

Cont'd on next p

Table 2-1 - cont'd from previous page

Pin No	Pin Name	Pin Type	Pin Providing Power	Pin Setting At Reset	Pin Setting After Reset	Pin Function	Pin Setting After Reset
21	SPI CS0	I/O	VDD_SPI / VDD3P3	WPU	WPU	I/O MUX	
22	SPI CLK	I/O	VDD_SPI / VDD3P3	WPU	WPU	I/O MUX	
23	SPI D	I/O	VDD_SPI / VDD3P3	WPU	WPU	I/O MUX	
24	SPI Q	I/O	VDD_SPI / VDD3P3	WPU	WPU	I/O MUX	
25	GPI O18	I/O	VDD3P3_CPU			I/O MUX	Analog
26	GPI O19	I/O	VDD3P3_CPU		USB_PU	I/O MUX	Analog
27	UORXD	I/O	VDD3P3_CPU		IE, WPU	I/O MUX	
28	UOTXD	I/O	VDD3P3_CPU		WPU	I/O MUX	
29	XTAL_N	Analog					
30	XTAL_P	Analog					
31	VDDA	Power					
32	VDDA	Power					
33	GND	Power					

1. Bold marks the pin function set in which a pin has its default function. 2. If a pin is not a digital pin, it is marked as "Analog".

2. In column Providing Power, pins powered by VDD_SPI:

- Power actually comes from the internal power rail supply.

3. In column Providing Power, pins powered by VDD3P3_CPU / VDD_SPI:

- Pin Providing Power (either VDD3P3_CPU or VDD_SPI) can be configured in the [ESP32-C3 Technical Reference Manual](#) GPIO Matrix.

4. The default drive strength for each pin is as follows:

- GPIO2, GPIO3, MTMS, and MTDI: 10 mA
- GPIO18, GPIO19: 40 mA
- All other pins: 20 mA

5. Column Settings shows predefined settings at reset and after reset with the

- IE - input enabled
- WPU - internal weak pull-up resistor enabled
- WPD - internal weak pull-down resistor enabled
- USB_PU - USB pull-up resistor enabled
 - By default, the USB function is enabled for USB pins (i.e., GPIO2, GPIO3, MTMS, and MTDI). The USB pull-up resistor is controlled by USB_SERIAL_JTAG. The value is controlled by USB_SERIAL_JTAG.
 - When the USB function is disabled, USB pins are used as regular pins. The pull-up/down resistors are disabled by default (configurable by WPU/WPD). For details, see the [ESP32-C3 Technical Reference Manual](#) GPIO Matrix.

6. Depends on the value of EFUSE_DIS_PAD_JTAG

- 0 - default value. Input enabled, and internal weak pull-up resistor
- 1 - input enabled (IE)

7. Output enabled

8. By default VDD_SPI is the power supply pin for in-package and off-package. It is connected to an off-package flash, and this flash is powered by an external power source. Please refer to the [ESP32-C3 Technical Reference Manual](#) GPIO Matrix.

9. For ESP32-C3FH4AZ and ESP32-C3FH4X, pins 24 and 25 are not recommended to be connected.

Some pins have glitches during power-up. See details in [Table 2-2](#).

Table 2-2. Power-Up Glitches on Pins

Pin	Glitch	Typical Time Period (ns)
MTCK	Low-level glitch	5
MTDO	Low-level glitch	5
GPIO10	Low-level glitch	5
UORXD	Low-level glitch	5
GPIO18	High-level glitch	50000

¹Low-level glitch: the pin is at a low level out period;

High-level glitch: the pin is at a high level time period;

Pull-down glitch: the pin is at an internal weak pull-down during the time period;

Pull-up glitch: the pin is at an internal weak pull-up during the time period.

Please refer to [Table 2-1](#) for detailed parameters about low and pull-down/up.

2.3 I/O Pins

2.3.1 I/O MUX Functions

The I/O MUX allows multiple input/output signals to be connected to one of the three signals [Table 2-4 I/O MUX Functions](#).

Among the three sets of signals:

- Some are routed via the GPIO Matrix which incorporates into circuitry for mapping signals programmatically. It gives flexibility of programmatic mapping comes signals. For details about connecting to peripherals [ESP32-C3 Technical Reference Manual](#) and [GPIO Matrix](#).
- Some are directly routed to the I/O pins, including UART0, and SPI2 - [2.3.1 I/O MUX Functions](#).

Table 2-3. Peripheral Signals Routed via

Pin Fun	Signal	Description
U0TXD U0RXD	Transmit data Received data	UART0 interface
MTCK MTDO MTDI MTMS	Test clock Test Data Out Test Data In Test Mode Select	JTAG interface for debugging
SPIQ SPID SPIHD SPIWP SPICLK SPICS...	Data out Data in Hold Write protect Clock Chip select	3.3V SPI0/1 interface for connection to i via the SPI bus. It supports 1-, 2-, 4-line 2. Pin Mapping Between Chip and Flash
FSPIQ FSPID FSPIHD FSPIWP FSPICLK FSPICS0	Data out Data in Hold Write protect Clock Chip select	SPI2 interface for fast SPI connection. I modes

[Table 2-4 I/O MUX Functions](#) shows the I/O MUX functions of I/O pins.

Table 2-4. I/O MUX Pin Functions

Pi No	I/O MUX GPIO Name	I/O MUX Function					
		F0	Type	F1	Type	F2	Type
4	GPIO0	GPIO0	I/O/T	GPIO0	I/O/T		

Cont'd on next page

Table 2- 4 - cont'd from previous page

Pin No	I/O MUX GPIO Name ²	I/O MUX Function ³					
		F0	Type ³	F1	Type	F2	Type
5	GPIO1	GPIO1	I/O	GPIO1	I/O/T		
6	GPIO2	GPIO2	I/O	GPIO2	I/O	SPIQ	I1/O/T
8	GPIO3	GPIO3	I/O	GPIO3	I/O/T		
9	GPIO4	MTMS	I1	GPIO4	I/O	SPIHD	I1/O/T
10	GPIO5	MTDI	I1	GPIO5	I/O	SPIWP	I1/O/T
12	GPIO6	MTCK	I1	GPIO6	I/O	SPICLK	I1/O/T
13	GPIO7	MTDO	O/T	GPIO7	I/O	SPI D	I1/O/T
14	GPIO8	GPIO8	I/O	GPIO8	I/O/T		
15	GPIO9	GPIO9	I/O	GPIO9	I/O/T		
16	GPIO10	GPIO10	I/O	GPIO10	I/O	SPI CS	O1/O/T
18	GPIO11	GPIO11	I/O	GPIO11	I/O/T		
19	GPIO12	SPIHD	I1/O	GPIO12	I/O/T		
20	GPIO13	SPIWP	I1/O	GPIO13	I/O/T		
21	GPIO14	SPICS	O/T	GPIO14	I/O/T		
22	GPIO15	SPICLK	O/T	GPIO15	I/O/T		
23	GPIO16	SPI D	I1/O	GPIO16	I/O/T		
24	GPIO17	SPIQ	I1/O	GPIO17	I/O/T		
25	GPIO18	GPIO18	I/O	GPIO18	I/O/T		
26	GPIO19	GPIO19	I/O	GPIO19	I/O/T		
27	GPIO20	UORXD	I1	GPIO20	I/O/T		
28	GPIO21	UOTXD	O	GPIO21	I/O/T		

¹ Bolmarks the default pin functions in the default boot mode.

² Regarding highlighted, see 2.3.3 Pin Functions for GPIOs

³ Each I/O MUX function (if associated) is described as follows:

- I - input. O - output. T - high impedance.
- I1 - input; if the pin is assigned as input signal, it is always I1.
- I0 - input; if the pin is assigned as input signal, it is always I0.

2.3.2 Analog Functions

Some I/O pins are also configured for analog peripherals (such as ADC) and analog signals are routed to these pins. See [2.5 Analog Functions](#), see

Table 2-5. Analog Signals Routed to Analog Pins

Pin Function	Signal	Description
ADC1_0 to ADC1_7	ADC1 channels	ADC1 interface
USB_D- / USB_D+	Data - / Data +	USB Serial / JTAG function
XTAL_32K	Negative clock	32KHz external clock input/output
XTAL_32K	Positive clock	32KHz external clock input/output

Table 2-6 shows the analog functions of I/O pins.

Table 2-6. Analog Functions

Pin No.	Analog Name ^{1, 2}	Analog Function	
		F0	F1
4	GPIO0	XTAL_32K	ADC1_CH0
5	GPIO1	XTAL_32K	ADC1_CH1
6	GPIO2		ADC1_CH2
8	GPIO3		ADC1_CH3
9	GPIO4		ADC1_CH4
10	GPIO5		ADC2_CH0
25	GPIO18	USB_D-	
26	GPIO19	USB_D+	

¹ Bold marks the default pin functions in the default boot mode. See [3.1 Boot Mode Control](#).

² Regarding highlighted cells, see [2.3.3 Restrictions for GPIOs](#).

2.3 Restrictions for GPIOs

All I/O pins of ESP32-C3 have GPIO pin functions. However, for different purposes based on the requirements. Some I consider the multiplexed nature and the limitations when I n tables of this chapter. **high I/O** pin functions are highlighted GPIO recommended for use first. If more pins are needed, the high avoid conflicts with important pin functions.

The highlighted 10 pins have the following important pin

- **D0**-All located for communication within-package as details, see [Serial Mapping Between Chip and Flash](#)
- **GPIO**-Have one of the following important functions:
 - Strapping pins to be at certain logic levels [GPIOs & Configurable I/Os](#)
 - USB_D+ by default, connected to the USB Serial / JTAG pins need to be reconfigured.
 - JTAG interface used for debugging [GPIO MUX Function Tables](#). If set up, the pin function [ESBUSB-D3 Test Interface](#) or USB Serial Macro Controller can be used instead.
 - UART interface used for debugging [GPIO MUX Function Tables](#)
 - ADC-2 no restrictions, unless when recited in [Analog Input](#) (see [Analog Functions](#)) to be used with Wi-Fi simultaneously

See also [Appendix A – ESP32-C3 Consolidated Pin Overview](#)

2. Analog Pins

Table 2-7. Analog Pins

Pin No	Pin Name	Pin Type	Pin Function
1	LNA_IN	I/O	Low Noise Amplifier (RF LNA) input / output
7	CHIP_EN	I	High: on, enables the chip (powered up) Low: off, disables the chip (powered down) Note: Do not leave the CHIP_EN pin floating
29	XTAL_N	—	External clock input/output connected to an oscillator. P/N means differential clock
30	XTAL_P	—	

2. Power Supply

2.5 Power Pins

The chip is powered via the power pins described in Table

Table 2- 8. Power Pins

Pin No	Pin Name	Direction	Power Supply	
			Power Domain / Other	I/O Pins
2	VDD3P3	Input	Analog power domain	
3	VDD3P3	Input	Analog power domain	
11	VDD3P3_RTC	Input	RTC and part of Digital power domain	
17	VDD3P3_CPU	Input	Digital power domain	Digital I/O
18	VDD_SPI	Input	In-package flash (backup power li	
		Output	In-package and off-chip	Package flash
31	VDDA	Input	Analog power domain	
32	VDDA	Input	Analog power domain	
33	GND	—	External ground connection	

¹ See in conjunction with [2.5.2 Pin Configuration](#)

² For recommended and maximum voltage, see [5. Absolute Maximum Ratings and Recommended Operating Conditions](#)

³ Digital I/O pins are those powered by VDD3P3_CPU, powered by VDD3P3_RTC and so on. See [2.5.2 Pin Configuration](#) and [2.5.3 Power Management](#) for details.

⁴ To configure VDD_SPI as I/O pin, see [2.5.3 Power Management](#) > Chapter 2: Power Management

2.5.2 Power Scheme

The power scheme is shown in [3.1.3 Power Scheme](#)

The components on the chip are powered via a voltage regulator

Table 2- 9. Voltage Regulators

Voltage Regulator	Output	Power Supply
Digital	1.1V	Digital power domain
Low-power	1.1V	RTC power domain




Figure 2-3. ESP32-C3 Power Scheme

2.5.3 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a pin used for power-up and reset - is pulled high to activate power-up and reset timing, as shown in Figure 2-4.




Figure 2-4. Visualization of Timing Parameters

Table 2-10. Description of Timing Parameters

Parameter	Description	Min (μs)
t_{STBL}	Time reserved for the power rails of VDD, VDD3P3_RTC, and VDD3P3_CPU to stabilize before pin is pulled high to activate the chip	150
t_{RST}	Time reserved for CHIP_EN to stay below V_{IL_RST} after V	50

2. Pin Mapping Between Chip and Flash

Table 2-11 lists the pin mapping between the chip and flash for a For chip variants within 1 package, flash (is not allocated for in-package flash can be identified depending on the SPI mode. For off-package flash, these are the recommended pin mapping. For more information on SPI and SPI2 Const, see also Section

Notice:

It is not recommended to use the pins connected to flash for any

Table 2-11. Pin Mapping Between Chip and In-p

Pin No	Pin Name	Singl Flas	Dual Flas	Quad SPI / QPI Flas h
22	SPI CLK	CLK	CLK	CLK
21	SPI CS ¹	CS #	CS #	CS #
23	SPI DI	DI	DI	DI
24	SPI DO	DO	DO	DO
20	SPI WP	WP #	WP #	WP #
19	SPI HD	HOLD #	HOLD #	HOLD #

¹CS0 is for in-package flash

3 Boot Configurations

The chip allows for configuring the following boot parameters after power-up or a hardware reset, without microcontroller in

- Chip boot mode
 - Strapping pins: GPIO2, GPIO8, and GPIO9
- ROM message printing
 - Strapping pin: GPIO8
 - eFuse parameters: EFUSE_UART_PRINT_CONTROL and EF

The default values of all the above eFuse bits are 0, which are one-time programmable, once an eFuse bit is programmed to 1, it cannot be programmed back to 0. For more information, see [ESP32-C3 Technical Reference Manual](#).

The default values of the strapping pins, namely the logic pull-up/pull-down resistors at reset if the pins are not configured as high-impedance circuit.

Table 3-1. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPIO2	Floating	0
GPIO8	Floating	0
GPIO9	Weak pull-up	1

To change the bit values, the strapping pins should be configured before the chip is powered up. If the ESP32-C3 is used as a device by a host MCU, the strapping pins should be configured by the host MCU.

All strapping pins have latches. At system reset, the latches are cleared and store the values until the chip is powered down or shut down by any other way. It makes the strapping pin values available after reset.

The timing of signals connected to the strapping pins is shown in Figure 3-1.

Table 3-2. Description of Timing Parameters for Strapping Pins

Parameter	Description	Min (ms)
t_{SU}	Setup time: the time reserved for the power rails before the CHIP_EN pin is pulled high to activate the chip.	0
t_H	Hold time: the time reserved for the chip to read pin values after CHIP_EN is already high and start operating as regular I/O pins.	8




Figure 3-1. Visualization of Timing Parameter

3. Chip Boot Mode Control

GPI O2, GPI O8, and GPI O9 control the boot mode. [Chip Boot Mode Control](#)

Table 3-3. Chip Boot Mode Control

Boot Mode	GPI O2	GPI O8	GPI O9
SPI Boot	1	Any value	
Joint Download Boot ³	0	1	0

- ¹ Bolmarks the default value and configuration
- ² GPI O2 actually does not determine SPI Boot Download Boot mode, but it is recommended this pin up due to glitches.
- ³ Joint Download Boot mode supports the following methods:
- USB - Serial - JTAG Download Boot
 - UART Download Boot

In SPI Boot mode, the ROM boot loader loads and executes the system.

In Joint Download Boot mode, users can download binary files also possible to download binary files into SRAM and execute.

In addition to SPI Boot and Joint Download Boot modes, ESP For details [ESP32-C3 Technical Reference Manual](#)

3. ROM Messages Printing Control

During the boot process, the messages by the ROM code can be

- (Default) UART0 and USB Serial / JTAG controller

- UART0
- USB Serial / JTAG controller

EFUSE_UART_PRINT_CONTROL and GPIO8 control UART0 ROM message printing. Table 3-4 shows the UART0 ROM Message Printing Control.

Table 3-4. UART0 ROM Message Printing Control

UART0 ROM Code	EFUSE_UART_PRINT	GPIO8
Enabled	0	Ignored
	1	0
	2	1
Disabled	1	1
	2	0
	3	Ignored

¹0 marks the default value and configuration.

EFUSE_USB_PRINT_CHANNEL controls the print channel of USB Serial / JTAG ROM message printing. Table 3-5 shows the USB Serial / JTAG ROM Message Printing Control.

Table 3-5. USB Serial / JTAG ROM Message Printing Control

USB Serial ROM Code	EFUSE_DIS_USB_SERIAL_JTAG ²	EFUSE_USB_PRINT_CHANNEL
Enabled	0	0
Disabled	0	1
	1	Ignored

¹0 marks the default value and configuration.

²EFUSE_DIS_USB_SERIAL_JTAG controls whether to disable USB Serial / JTAG ROM message printing.

4 Functional Description

4. System

This section describes the core of the chip's operation, system components, and security features.

4.1 Microprocessor and Master

This subsection describes the core processing units with

4.1.1 High-Performance CPU

ESP32-C3 has a low-power 32-bit RISC-V single-core micro

- four-stage pipeline that supports a clock frequency of
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 8 hardware breakpoints/watchpoints
- up to 16 PMP regions
- JTAG for debugging

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10 - High-Performance CPU

4.1.2 DMA Controller

ESP32-C3 has a general DMA controller (GDMA) with six send and three receive channels. These six channels are shared. The controller implements a fixed-priority scheme among the

The GDMA controller controls data transfer using linked list memory-to-memory data transfer at a high speed. All chan

Peripherals on ESP32-C3 with DMA feature are SPI2, UHCI0

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 11 - DMA Controller (DMA)

4.1.3 Memory Organization

This subsection describes the memory arrangement to explain for efficient operation.

Figure 4-1 illustrates the address mapping structure of ESP32-C3.




Figure 4-1. Address Mapping Structure

Note:

The memory space with gray background is not available for use.

4.1.2 Internal Memory

ESP32-C3's internal memory includes:

- 384 KB of **ROM** for booting and core functions
- 400 KB of on-chip **SRAM** for data and instructions, running at a 60 MHz. Of the 400 KB SRAM, 16 KB is configured for cache
- RTC FAST memory is 8 KB of SRAM that can be accessed by the main processor in Deep-sleep mode
- 4 Kbit of **Flash** is reserved for your data, such as user-defined data

- In-package flash
 - See flash size [ESP32-C3 Series Comparison](#)
 - More than 100,000 program/erase cycles
 - More than 20 years of data retention time
 - Clock frequency up to 80 MHz by default

For details see [ESP32-C3 Technical Reference Manual](#) Memory

4.1. 0f2 - package Flash

ESP32-C3 supports SPI, Dual SPI, Quad SPI, and QPI interface, i.e. flash outside the chip's package.

CPU's instruction memory space and read-only data memory ESP32-C3, whose size can be 16 MB at most. ESP32-C3 supports XTS-AES to protect developers' programs and data in flash.

Through high-speed caches, ESP32-C3 can support at a time

- 8 MB of instruction memory space which can map into flash and 32-bit reads are supported.
- 8 MB of data memory space which can map into flash as indirect 32-bit reads are supported.

Note:

After ESP32-C3 is initialized, software can customize the map

For details see [ESP32-C3 Technical Reference Manual](#) Memory

4.1. 2a3he

ESP32-C3 has an eight-way set associative cache. This cache features:

- size: 16 KB
- block size: 32 bytes
- pre-load function
- lock function
- critical word first and early restart

For details see [ESP32-C3 Technical Reference Manual](#) Memory

4.1. 2F4 Use Controller

The eFuse memory is a one-time programmable memory that the controller of ESP32-C3 is used to program and read this eF

Feature List

- Configurable write protection
- Configurable read protection
- Various hardware encoding schemes against data corruption

For details see [ESP32-C3 Technical Reference Manual](#)

4.1 System Components

This subsection describes the essential components that the system.

4.1.1 IO MUX and GPIO Matrix

ESP32-C3 has 22 or 16 GPIO pins which can be assigned various registers. Besides digital signals, some GPIOs can be also configured as analog outputs. All GPIOs have selectable internal pull-up or pull-down, are configured as an input, the input value can be read by software. GPIOs can be set to generate edge-triggered or level-triggered CPU interrupts. GPIOs can be configured as non-inverting and tristate, including input and output buffers. GPIOs can be multiplexed with other functions, such as the UART, SPI, I2C, etc. to holding state.

The IO MUX and the GPIO matrix are used to route signals from various peripherals to provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured to any GPIO pin, while peripheral output signals can be configured to any GPIO pin.

For details see [ESP32-C3 Technical Reference Manual](#)

4.1.2 Reset

The ESP32-C3 chip provides four types of reset that occur during system boot: Deep Sleep Reset, System Reset, and Chip Reset. Except for Chip Reset, all reset types will clear memory.

Feature List

- Support four reset levels:
 - CPU Reset: Only resets CPU core. Once such reset is triggered, the reset vector will be executed
 - Core Reset: Resets the whole digital system except RISC-V core and digital GPIOs
 - System Reset: Resets the whole digital system, including RISC-V core and digital GPIOs
 - Chip Reset: Resets the whole chip
- Support software reset and hardware reset:

- Software Reset: The CPU can trigger a software reset

- Hardware Reset: Hardware reset is directly trigger

For details, see [ESP32-C3 Technical Reference Manual](#) and [Clock](#)

4.1. Clock

For details, see [ESP32-C3 Technical Reference Manual](#) and [Clock](#)

CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three. The CPU clock directly, or after division, depending on the clock source would be the external main crystal clock divided.

Note:

ESP32-C3 is unable to operate without an external main crystal

RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and sources:

- external low-speed (32 kHz) crystal clock
- internal slow RC oscillator (typically about 136 kHz)
- internal fast RC oscillator divided clock (derived from CPU clock)

The RTC fast clock is used for RTC peripherals and sensor clock.

- external main crystal clock divided by 2
- internal fast RC oscillator divide-by-N clock (typically 100 MHz)

4.1. Interrupt Matrix

The Interrupt Matrix in the ESP32-C3 chip independently manages the CPU's peripheral interrupts, to timely inform CPU to process.

Feature List

- Accept 62 peripheral interrupt sources as input
- Generate 31 CPU peripheral interrupts to CPU as output
- Query current interrupt status of peripheral interrupt

- Configure priority, type, threshold, and enable signal

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10, Input Matrix

4.1. System Timer

ESP32-C3 integrates a 52-bit system timer, which has two timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10, System Timer

4.1. Power Management Unit

The ESP32-C3 has an advanced Power Management Unit (PMU) with different power domains of the chip to achieve the best battery consumption, and wakeup latency.

Configuring the PMU is a complex procedure. To simplify power management, the following table shows the power up/down different combinations

- Active mode: The CPU, RF circuits, and all peripherals are active, transmit, and listen.
- Modem-sleep mode: The CPU is on, but the clock frequency can be reduced. Connections can be configured to remain active as RF circuit required.
- Light-sleep mode: The CPU stops running, and can be optionally up via all wakeup mechanisms: MAC, RTC timer, or external active. Some groups of digital peripherals can be optionally
- Deep-sleep mode: Only RTC is powered on. Wireless connection

For power consumption in different power modes, see [ESP32-C3 Series Datasheet](#) Section 5.4

Figure 4-2 Components and Power Domains shows the power distribution of components power domain and power subdomains




Figure 4-2. Components and Power Domains

Table 4-1. Components and Power Domains

Power Domain / Power Mode	RTC	Digital				Analog				
			CPU	Optical Digital Peripherals	Wireless Digital Circuits	FOSC CLK	XTAL CLK	PLL	RF Circuits	
Active	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON
Modem-sleep	ON	ON	ON	ON	ON ¹	ON	ON	ON	ON	OFF ²
Light-sleep	ON	ON	OFF	ON ¹	OFF ¹	ON	OFF	OFF	OFF	OFF ²
Deep-sleep	ON	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF

¹Configurable, see the TRM.
²If Wireless Digital Circuits are on, RF circuits are periodic to keep active wireless connections running.

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter Power Management (R

4.1. Timer Group

ESP32-C3 has two 54-bit general-purpose timers, which are auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 1 to 65536
- a 54-bit time-base counter programmable to be increment
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

For details, see [ESP32-C3 Technical Reference Manual](#) (TIMG)

4.1. Watchdog Timers

For details, see [ESP32-C3 Technical Reference Manual](#) (WDT)

Digital Watchdog Timers

ESP32-C3 contains three digital watchdog timers: one in Watchdog Timers, or MWDT) and one in the RTC module (called RWDT). During the flash boot process, RWDT and the MWDT in timer group order to detect and recover from booting errors.

Digital watchdog timers have the following features:

- four stages, each with a programmable timeout value. Enabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration
- flash boot protection

If the boot process from an SPI flash does not complete within watchdog will reboot the entire main system.

Analog Watchdog Timer

ESP32-C3 also has one analog watchdog timer: RTC super watchdog circuit in analog domain that helps to prevent the system from entering a low-power state if required.

SWD has the following features:

- Ultra-low power

- Interrupt to indicate that the SWD timeout period is closed
- Various dedicated methods for software to feed SWD, with the whole operating system

4.1. Permission Control

ESP32-C3 includes a Permission Controller (PMS), which manages peripherals to two isolated environments, thereby real environments.

Feature List

- Independent access management in a privileged environment
- Independent access management to internal memory, including
 - CPU access to internal memory
 - GDMA access to internal memory
- Independent access management to external memory, including
 - CPU to external memory via SPI 1
 - CPU to external memory via Cache
- Independent access management to peripheral regions, including
 - CPU access to peripheral regions
 - Interrupt upon unsupported access alignment
- Address splitting for more flexible access management
- Register locks to secure the integrity of access management
- Interrupt upon unauthorized access

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 14.1.1 Permission Control (PMS).

4.1.2 System Registers

The System Registers in the ESP32-C3 chip are used to configure the system.

Feature List

- Control system and memory
- Control clock
- Control software interrupt
- Control low-power management
- Control peripheral clock gating and reset

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 14.1.2 System Registers (HP_SY).

4.1. Debug Assistant

The Debug Assistant provides a set of functions to help you offers various monitoring capabilities and logging features efficiently.

Feature List

- Read / write monitoring: Monitors whether the CPU bus has read from space. A detected read or write will trigger an interrupt.
- Stack pointer (SP) monitoring: Monitors whether the SP exceeds the specified bounds violation will trigger an interrupt.
- Program counter (PC) monitoring: Records PC value. The developer can get recent CPU reset.
- Bus access: Records the information about bus access. If a specified value, the Debug Assistant module will record and push the data to the SRAM.

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10, Debug Assistant (ASSIST).

4.1.4 Cryptography and Security Component

This subsection describes the security features incorporated in the operations.

4.1.4.1 AES Accelerator

ESP32-C3 integrates an Advanced Encryption Standard (AES) hardware accelerator, which speeds up computation using AES algorithms significantly, software. The AES accelerator integrated in ESP32-C3 has DMA-AES.

Feature List

- Typical AES working mode
 - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
 - AES-128/AES-256 encryption and decryption
 - Block cipher mode
 - * ECB (Electronic Codebook)
 - * CBC (Cipher Block Chaining)
 - * OFB (Output Feedback)
 - * CTR (Counter)
 - * CFB8 (8-bit Cipher Feedback)

* CFB128 (128-bit Cipher Feedback)

- Interrupt on completion of computation

For details see [ESP32-C3 Technical Reference Manual](#).

4.1.1 HMAC Accelerator

The HMAC Accelerator (HMAC) module is designed to compute the SHA-256 Hash algorithm and keys as described in RFC 2106 computations, significantly reducing software complexity.

Feature List

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware pin
- Compatible to challenge-response authentication algorithm
- Generates required keys for the Digital Signature (DSA)
- Re-enables soft-disabled JTAG (in downstream mode)

For details see [ESP32-C3 Technical Reference Manual](#).

4.1.2 RSA Accelerator

The RSA accelerator provides hardware support for high-performance asymmetric cipher algorithms, significantly improving throughput. Compared with RSA algorithms implemented solely in software, the RSA accelerator significantly reduces software complexity.

Feature List

- Large-number modular exponentiation with two options: 3072 bits
- Large-number modular multiplication, operands width up to 3072 bits
- Large-number multiplication, operands width up to 1536 bits
- Operands of different widths
- Interrupt on completion of computation

For details see [ESP32-C3 Technical Reference Manual](#).

4.1.3 SHA Accelerator

The SHA Accelerator (SHA) is a hardware device that speeds up SHA algorithm implemented solely in software. The SHA accelerator supports two modes, which are Typical SHA and DMA-SHA.

4.1. Random Number Generator

The Random Number Generator (RNG) in the ESP32-C3 is a true 32-bit random numbers for cryptographic operations from

Feature List

- RNG entropy source
 - Thermal noise from high-speed ADC or SAR ADC
 - An asynchronous clock mismatch

For more details about the Random Number Generator, see [ESP32-C3 Technical Reference Manual](#) Chapter 4 Random Number Generator (RNG)

4. 2 P e r i p h e r a l s

This section describes the chip's peripheral capabilities that extend its functionality.

4. 2 C o n n e c t i v i t y I n t e r f a c e

This subsection describes the connectivity interfaces with external devices and networks.

4. 2. U A R T C o n t r o l l e r

ESP32-C3 has two UART interfaces, i.e. UART0 and UART1, with communication (RS232 and RS485) at a speed of up to 5 Mbps, control (CTS and RTS signals) and software flow control (XGDMA via UHCI0, and can be accessed by the GDMA controller

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10 UART Controller (UART, L

Pin Assignment

The pins connected to transmit and receive UART are GPIO21 ~ GPIO20 via IOMUX. Other signals can be routed to

For more information about the pin assignment, see Section [ESP32-C3 Technical Reference Manual](#) Chapter 10 UART Controller (UART, L

4. 2. S P I C o n t r o l l e r

ESP32-C3 has the following SPI interfaces:

- SPI0 is used by ESP32-C3's GDMA controller and cache to access
- SPI1 is used by the CPU to access in-package or off-package
- SPI2 is a general purpose SPI controller with access to a

Features of SPI0 and SPI1

- Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
- Configurable clock frequency with a maximum of 120 MHz
- Data transmission is in bytes

Features of SPI2

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, and Quad SPI, QPI
- Configurable clock polarity (CPOL) and phase (CPHA)

- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant first
- As a master
 - Supports 2-line full-duplex communication with clock
 - Supports 1-, 2-, 4-line half-duplex communication
 - Provides six SPI_CS pins for connection with six independent devices
 - Configurable CS setup time and hold time
- As a slave
 - Supports 2-line full-duplex communication with clock
 - Supports 1-, 2-, 4-line half-duplex communication

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 10 SPI Controller (SPI)

Pin Assignment

For SPI0/1, the pins are multiplexed with GPIO12 ~ GPIO17
 For SPI2, the pins are multiplexed with GPIO2, GPIO4 ~ GPIO17.

For more information about the pin assignment, see Section 2.1.30 Pin Assignment in [ESP32-C3 Technical Reference Manual](#) Chapter 10 GPIO Matrix

4.2. I2C Controller

ESP32-C3 has an I2C bus interface which is used for I2C master configuration. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode
- 7-bit broadcast address

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 12 I2C Controller (I2C)

Pin Assignment

The pins for I2C can be chosen from many GPIOs via the GPIO_MUX.
 For more information about the pin assignment, see Section 2.1.30 Pin Assignment in [ESP32-C3 Technical Reference Manual](#) Chapter 10 GPIO Matrix

4.2. I²S Controller

ESP32-C3 includes a standard I²S interface. This interface can operate in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 32-bit, and 40-bit data length. The clock frequency, from 10 kHz up to 40 MHz, is supported.

The I²S interface connects to the GDMA controller. The interface supports the I²S standard, and PDM standard.

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 26, I²S Controller (I²S).

Pin Assignment

The pins for the I²S Controller can be chosen from many GPIO pins.

For more information about the pin assignment, see Section 2.1.30 of the [ESP32-C3 Technical Reference Manual](#) GPIO Matrix.

4.2. USB Serial / JTAG Controller

ESP32-C3 integrates a USB Serial / JTAG controller. This controller provides the following features:

- CDC-ACM virtual serial port and JTAG adapter function
- USB 2.0 full speed compliant, capable of up to 12 Mbit/s; does not support the faster 480 Mbit/s high-speed transfer
- programming in-package/off-package flash
- CPU debugging with compact JTAG instructions
- a full-speed USB PHY integrated in the chip

For details, see [ESP32-C3 Technical Reference Manual](#) Chapter 26, USB Serial / JTAG Controller (USB_SERIAL_JTAG).

Pin Assignment

The pins for the USB Serial / JTAG Controller are multiple.

For more information about the pin assignment, see Section 2.1.30 of the [ESP32-C3 Technical Reference Manual](#) GPIO Matrix.

4.2. Two-wire Automotive Interface

ESP32-C3 has a CAN Transceiver with the following features:

- compatible with ISO 11898-1 protocol (CAN Specification)
- standard frame format (11-bit ID) and extended frame format
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Sleep
- 64-byte receive FIFO

- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configuration lost capture

For details see [ESP32-C3 Technical Reference Manual](#) [Two-Wire Automotive Interface](#) Pin Assignment

The pins for the Two-Wire Automotive Interface can be chosen from many pins. For more information about the pin assignment, see Section [ESP32-C3 Technical Reference Manual](#) [GPIO Matrix](#)

4.2.1 LED PWM Controller

The LED PWM controller can generate independent digital controller:

- Can generate digital waveform with configurable period can be up to 14 bits.
- Has multiple clock sources, including APB clock and external clock.
- Can operate when the CPU is in Light-sleep mode.
- Supports gradual increase or decrease of duty cycle, waveform generator.

For details see [ESP32-C3 Technical Reference Manual](#) [LED PWM Controller](#) Pin Assignment

The pins for the LED PWM Controller can be chosen from many pins. For more information about the pin assignment, see Section [ESP32-C3 Technical Reference Manual](#) [GPIO Matrix](#)

4.2.2 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channel channels of infrared remote reception. By controlling pulse infrared and other single wire protocols. All four channels can transmit or receive waveform.

For more details see [ESP32-C3 Technical Reference Manual](#) [Remote Control Peripheral](#)

Pin Assignment

The pins for the Remote Control Peripheral can be chosen from many pins. For more information about the pin assignment, see Section [ESP32-C3 Technical Reference Manual](#) [GPIO Matrix](#)

4.2. Analog Signal Processing

This subsection describes components on the chip that se

4.2. SAR ADC

ESP32-C3 integrates two 12-bit SAR ADCs.

- ADC1 supports measurements on 5 channels, and is facto
- ADC2 supports measurements on 1 channel, and is not fac

Note:

ADC2 of some chip revisions is not op [ESP32-C3 For External](#), p

For ADC characteristics [5.5 DC Characteristic Section](#)

For more de [ESP32, C3 Technical Reference Manual](#) Sensors and A Processing

Pin Assignment

The pins for the SAR ADC are multiplexed with GPIO0 ~ GPIO! external crystal or oscillator.

For more information about the [Pin Assignment](#), see Secti [ESP32-C3 Technical Reference Manual](#) GPIO Matrix

4.2. Temperature Sensor

The temperature sensor generates a voltage that varies wi via an ADC into a digital value.

The temperature sens40°C to 125°C. It is designed primari changes inside the chip. The temperature value depends o I/O load. Generally, the chip's internal temperature is l

For more de [ESP32, C3 Technical Reference Manual](#) Sensors and A Processing

4.3 Wireless Communication

This section describes the chip's wireless communication Bluetooth, and 802.15.4.

4.3.1 Radio

This subsection describes the fundamental radio technology communication and data exchange. ESP32-C3 radio consists

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

4.3.2.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to go to the digital domain with two high-resolution, high-speed conditions, ESP32-C3 integrates RF filters, Automatic Gain baseband filters.

4.3.2.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband antenna with a high-powered CMOS power amplifier. The use of the power amplifier.

Additional calibrations are integrated to cancel any radio

- carrier leakage
- I/Q amplitude/phase matching
- baseband nonlinearities
- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time testing.

4.3.3 Clock Generator

The clock generator produces quadrature clock signals of components of the clock generator are integrated into the regulators and dividers.

The clock generator has built-in calibration and self-test are optimized on chip with patented calibration algorithm and the transmitter.

4.3. ~~Wi~~ - Fi

This subsection describes the chip's Wi-Fi capabilities rate.

4.3. ~~Wi~~ 1 Fi Radio and Baseband

ESP32-C3 Wi-Fi radio and baseband support the following

- 802.11b/g/n
- 802.11n MCS0-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n guard interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity

ESP32-C3 supports antenna diversity with an external more GPIOs, and used to select the best antenna to mini

4.3. ~~Wi~~ 2 Fi MAC

ESP32-C3 implements the full 802.11b/g/n Wi-Fi MAC protocol and SoftAP operations under the Distributed Control Function automatically with minimal host interaction to minimize

ESP32-C3 Wi-Fi MAC applies the following low-level protocol

- 4 × virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Stat
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)
- Wi-Fi multimedia (WMM)
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enter
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

4.3.2 Networking Features

Espressif provides libraries for TCP/IP networking, ESP protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.

4.3.3 Bluetooth LE

This subsection describes the chip's Bluetooth capabilities for low-power, short-range applications. ESP32-C3 includes hardware link layer controller, an RF/modem block and a few core features of Bluetooth 5 and Bluetooth mesh.

4.3.4 Bluetooth LE PHY

Bluetooth Low Energy radio and PHY in ESP32-C3 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

4.3.5 Bluetooth LE Link Controller

Bluetooth Low Energy Link Layer Controller in ESP32-C3 supports:

- LE advertising extensions, to enhance broadcasting capability
- multiple advertisement sets
- simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising
- link layer encryption
- LE Ping

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Stresses above those listed may damage the device. These are stress ratings only and normal operation should not exceed those indicated. Extended operation at absolute-maximum-rated conditions for extended periods:

Table 5-1. Absolute Maximum Ratings

Parameter	Description	Min	Max	Unit
I_{input}^1	Allowed input voltage	0	3.6	V
I_{output}^2	Cumulative output current	0	100	mA
T_{STORE}	Storage temperature	-40	150	°C

¹For more information on input power supply, see Section 2.1 Power Supply.

²The product proved to be fully functional after while being connected to ground for 24 consecutive hours at a temperature of 25 °C.

5.2 Recommended Operating Conditions

For recommended ambient temperature, see Section 1.1.1. For recommended operating conditions, see Table 5-2.

Table 5-2. Recommended Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
$V_{DDA}, V_{DD3P3}, V_{DD3P3_CPU}$	Recommended input voltage	0	3.6	3.6	V
V_{DD3P3_CPU}	Recommended input voltage	0	3.6	3.6	V
V_{DD_SPI} (as input)		3.0	3.3	3.6	V
I_{VDD}	Cumulative input current	0	—	—	A

¹See in conjunction with Section 2.1 Power Supply.

²If writing to eFuses, the voltage on V_{DD3P3_CPU} should be responsible for burning eFuses are sensitive to high voltage.

³If V_{DD3P3_CPU} is used to power V_{DD_SPI} (as input), the voltage drop on $R_{DS(on)}$ should be accounted for. See Section 2.1.1. For more information, see Table 5-2.

5.3 VDD_SPI Output Characteristics

Table 5- 3. VDD_SPI Internal and Output Char

Parameter	Description	Typ	Unit
R_{SPI}	VDD_SPI powered by VDD3P3_CPU via R for 3.3 V flash_CPU	7.5	Ω

¹See in conjunction with 2.5.2.1 in Section 2.5.2.1

²VDD3P3_CPU must be $V_{DD3P3_CPU} \geq V_{DD3P3_min} + I_{flash_max} * R$ where

- VDD_flash_min minimum operating voltage of flash_
- I_flash_max maximum operating current of flash_CF

5.4 DC Characteristics (3.3 V, 25 °C)

Table 5- 4. DC Characteristics (3.3 V, 25

Parameter	Description	Min	Typ	Max	Unit
C_{IN}	Pin capacitance	—	2	—	pF
V_{IH}	High-level input voltage	$0.75 \times V_{DD}$	—	$V_{DD} + 0.3$	V
V_{IL}	Low-level input voltage	0.3	—	$0.25 \times V_{DD}$	V
I_{IH}	High-level input current	—	—	50	nA
I_{IL}	Low-level input current	—	—	50	nA
V_{OH}^2	High-level output voltage	$0.8 \times V_{DD}$	—	—	V
V_{OL}^2	Low-level output voltage	—	—	$0.1 \times V_{DD}$	V
I_{OH}	High-level source current (VDD = 3.3 V, $V_{OH} \geq 2.64$ V, PAD_DRIVER = 3)	—	40	—	mA
I_{OL}	Low-level sink current (VDD = 3.3 V, $V_{OL} \leq 0.495$ V, PAD_DRIVER = 3)	—	28	—	mA
R_{PU}	Internal weak pull-up resistor	—	45	—	k Ω
R_{PD}	Internal weak pull-down resistor	—	45	—	k Ω
V_{IH_nRST}	Chip reset release voltage (CHIP_EN voltage is within the specified range)	$0.75 \times V_{DD}$	—	$V_{DD} + 0.3$	V
V_{IL_nRST}	Chip reset voltage (CHIP_EN voltage is within the specified range)	0.3	—	$0.25 \times V_{DD}$	V

¹VDD - voltage from a power pin of a respective power domain

² V_{OH} and V_{OL} are measured using high-impedance load.

5.5 ADC Characteristics

Table 5- 5. ADC Characteristics

Symbol	Parameter	Min	Max	Unit
DNL (Differential nonlinearity)	ADC connected to an external 100 nF capacitor; DC signal input;	-7	7	LSB
INL (Integral nonlinearity)	Ambient temperature at 25 °C; Wi-Fi off	-12	12	LSB
Sampling rate	—	—	100k	SPS

¹To get better DNL results, you can sample multiple tin value.

²kSPS means kilosamples-per-second.

The calibrated ADC results are [6-bit word](#) and can be used with a 6-bit DAC. For a higher accuracy, you may implement your own calibration.

Table 5- 6. ADC Calibration Results

Parameter	Description	Min	Max	Unit
Total error	ATTEN0, effective measurement	±0.50	±0.50	mV
	ATTEN1, effective measurement	±0.50	±0.50	mV
	ATTEN2, effective measurement	±0.50	±0.50	mV
	ATTEN3, effective measurement	±0.50	±0.50	mV

5.6 Current Consumption

5.6.1 RF Current Consumption in Active Mode

The current consumption measurements are taken with a 3.3V RF port. All transmitters' measurements are based on a 10 dBm.

Table 5- 7. Wi-Fi Current Consumption Depending on Work Mode

Work Mode	Description	Peak (mA)
Active (RF working)	802.11b, 1 Mbps, @ 21 dBm	335
	802.11g, 54 Mbps, @ 19 dBm	285
	802.11n, HT20, MCS7, @ 17 dBm	185
	802.11n, HT40, MCS7, @ 17 dBm	185
	802.11b/g/n, HT20	84
	802.11n, HT40	87

Table 5-10 - cont'd from previous page

Test Item	Test Conditions	Test Standard
LTSL (Low Temperature Storage Life)	40 °C, 1000 hours	JESD22-A119

¹J EDEC document JEP155 states that 500 V HBM allows safe man

²J EDEC document JEP157 states that 250 V CDM allows safe man

6 RF Characteristics

This section contains tables with RF characteristics of the ESP32-C3. The RF data is measured at the antenna port, where RF cable front-end connector is a 0 dB loss.

Devices should operate in the center frequency range all the time. The center frequency range and the target transmission power are defined in the [ESP32-C3 Pin List and Test Guide](#) for instructions.

Unless otherwise stated, the RF tests are conducted with the following conditions:

6.1 Wi-Fi Radio

Table 6-1. Wi-Fi Frequency

Parameter	Min (MHz)	Typ (MHz)	Max (MHz)
Center frequency of operation	2412	2424	2484

6.1.1 Wi-Fi RF Transmitter (TX) Characteristics

Table 6-2. TX Power with Spectral Mask and EVM Measurement

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	21.0	—
802.11b, 11 Mbps	—	21.0	—
802.11g, 6 Mbps	—	21.0	—
802.11g, 54 Mbps	—	19.0	—
802.11n, HT20, MCS0	—	20.0	—
802.11n, HT20, MCS7	—	18.5	—
802.11n, HT40, MCS0	—	20.0	—
802.11n, HT40, MCS7	—	18.5	—

Table 6-3. TX EVM Test

Rate	Min (dBm)	Typ (dBm)	Std (dB)
802.11b, 1 Mbps, @21 dBm	—	24.5	1.0
802.11b, 11 Mbps, @21 dBm	—	25.0	1.0
802.11g, 6 Mbps, @21 dBm	—	23.0	0.5
802.11g, 54 Mbps, @19 dBm	—	27.5	2.5
802.11n, HT20, MCS0, @20 dBm	—	22.5	0.5

Cont'd on next page

Table 6-3 - cont'd from previous page

Rate	Min (dB)	Typ (dB)	SL ¹ (dB)
802.11n, HT20, MCS7, @18.5dBm	-81.5	-52.0	-27
802.11n, HT40, MCS0, @20dBm	-82.5	-52.5	-5
802.11n, HT40, MCS7, @18.5dBm	-81.5	-52.0	-27

¹SL stands for standard limit value.

6.1.W2 - Fi RF Receiver (RX) Characteristics

Table 6-4. RX Sensitivity

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	-98.4	—
802.11b, 2 Mbps	—	-96.0	—
802.11b, 5.5 Mbps	—	-93.0	—
802.11b, 11 Mbps	—	-88.6	—
802.11g, 6 Mbps	—	-93.8	—
802.11g, 9 Mbps	—	-92.2	—
802.11g, 12 Mbps	—	-91.0	—
802.11g, 18 Mbps	—	-88.4	—
802.11g, 24 Mbps	—	-85.8	—
802.11g, 36 Mbps	—	-82.0	—
802.11g, 48 Mbps	—	-78.0	—
802.11g, 54 Mbps	—	-76.6	—
802.11n, HT20, MCS0	—	-93.6	—
802.11n, HT20, MCS1	—	-90.8	—
802.11n, HT20, MCS2	—	-88.4	—
802.11n, HT20, MCS3	—	-85.0	—
802.11n, HT20, MCS4	—	-81.8	—
802.11n, HT20, MCS5	—	-77.8	—
802.11n, HT20, MCS6	—	-76.0	—
802.11n, HT20, MCS7	—	-74.8	—
802.11n, HT40, MCS0	—	-90.0	—
802.11n, HT40, MCS1	—	-88.0	—
802.11n, HT40, MCS2	—	-85.2	—
802.11n, HT40, MCS3	—	-82.0	—
802.11n, HT40, MCS4	—	-78.8	—
802.11n, HT40, MCS5	—	-74.6	—
802.11n, HT40, MCS6	—	-73.0	—
802.11n, HT40, MCS7	—	-71.4	—

Table 6- 5. Maximum RX Level

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	5	—
802.11b, 11 Mbps	—	5	—
802.11g, 6 Mbps	—	5	—
802.11g, 54 Mbps	—	0	—
802.11n, HT20, MCS0	—	5	—
802.11n, HT20, MCS7	—	0	—
802.11n, HT40, MCS0	—	5	—
802.11n, HT40, MCS7	—	0	—

Table 6- 6. RX Adjacent Channel Rejection

Rate	Min (dB)	Typ (dB)	Max (dB)
802.11b, 1 Mbps	—	35	—
802.11b, 11 Mbps	—	35	—
802.11g, 6 Mbps	—	31	—
802.11g, 54 Mbps	—	20	—
802.11n, HT20, MCS0	—	31	—
802.11n, HT20, MCS7	—	16	—
802.11n, HT40, MCS0	—	25	—
802.11n, HT40, MCS7	—	11	—

6.2 Bluetooth 5 (LE) Radio

Table 6- 7. Bluetooth LE Frequency

Parameter	Min (MHz)	Typ (MHz)	Max (MHz)
Center frequency of operating channel	2402	2402	2480

6.2.1 Bluetooth LE RF Transmitter (TX) Characteristics

Table 6- 8. Transmitter Characteristics - Bluetooth

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	$\max f_n _{n=0,1,2,\dots,k}$	—	17.00	—	kHz
	$\max f_0 - f_n $	—	1.75	—	kHz
	$\max f_n - f_{n-5} $	—	1.46	—	kHz

Cont'd on next

Table 6- 8 - cont ' d from previous page

Parameter	Description	Min	Typ	Max	Unit
	$ f_1 - f_0 $	—	0.80	—	k Hz
Modulation characteristics	Δf_{1avg}	—	250.00	—	k Hz
	Min Δf_{2max} (for at least 99.9% Δf_{2max})	—	190.00	—	k Hz
	$\Delta f_{2avg} / \Delta f_{1avg}$	—	0.83	—	—
	± 2 MHz offset	—	37.62	—	dBm
In-band spurious	± 3 MHz offset	—	41.95	—	dBm
	$> \pm 3$ MHz offset	—	44.48	—	dBm

Table 6- 9. Transmitter Characteristics - Blue

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	Max $ f_n _{n=0,1,2,..k}$	—	20.80	—	k Hz
	Max $ f_0 - f_n $	—	1.30	—	k Hz
	Max $ f_n - f_{n-5} $	—	1.33	—	k Hz
	$ f_1 - f_0 $	—	0.70	—	k Hz
Modulation characteristics	Δf_{1avg}	—	498.00	—	k Hz
	Min Δf_{2max} (for at least 99.9% Δf_{2max})	—	430.00	—	k Hz
	$\Delta f_{2avg} / \Delta f_{1avg}$	—	0.93	—	—
	± 4 MHz offset	—	43.55	—	dBm
In-band spurious	± 5 MHz offset	—	45.26	—	dBm
	$> \pm 5$ MHz offset	—	45.26	—	dBm

Table 6- 10. Transmitter Characteristics - Black

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	Max $ f_n _{n=0,1,2,..k}$	—	17.50	—	k Hz
	Max $ f_0 - f_n $	—	0.45	—	k Hz
	$ f_n - f_{n-3} $	—	0.70	—	k Hz
	$ f_0 - f_3 $	—	0.30	—	k Hz
Modulation characteristics	Δf_{1avg}	—	250.00	—	k Hz
	Min Δf_{2max} (for at least 99.9% Δf_{2max})	—	235.00	—	k Hz
In-band spurious	± 2 MHz offset	—	37.90	—	dBm
	± 3 MHz offset	—	41.00	—	dBm
	$> \pm 3$ MHz offset	—	42.50	—	dBm

Table 6-11. Transmitter Characteristics - Blue

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency	$\max f_n _{n=0,1,2,\dots,k}$	—	17.00	—	kHz
	$\max f_0 - f_n $	—	0.88	—	kHz
	$ f_n - f_{n-3} $	—	1.00	—	kHz
	$ f_0 - f_3 $	—	0.20	—	kHz
Modulation characteristic	Δf_{avg}	—	208.00	—	kHz
	Modulation rate (if or at least 99.9% Δf_{max})	—	190.00	—	kHz
In-band spurious	± 2 MHz offset	—	37.90	—	dBm
	± 3 MHz offset	—	41.30	—	dBm
	$> \pm 3$ MHz offset	—	42.80	—	dBm

6.2.B2 Bluetooth LE RF Receiver (RX) Characteristics

Table 6-12. Receiver Characteristics - Blue

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER	—	—	97	—	dBm
Maximum received signal @30.8% PER	—	—	5	—	dBm
Co-channel C/I	—	—	8	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 1$ MHz	—	3	—	dB
	$F = F_0 - 1$ MHz	—	4	—	dB
	$F = F_0 + 2$ MHz	—	29	—	dB
	$F = F_0 - 2$ MHz	—	31	—	dB
	$F = F_0 + 3$ MHz	—	33	—	dB
	$F = F_0 - 3$ MHz	—	27	—	dB
	$F \geq F_0 + 4$ MHz	—	29	—	dB
	$F \leq F_0 - 4$ MHz	—	38	—	dB
Image frequency	—	—	29	—	dB
Adjacent channel to image frequency	$F = F_{image} + 1$ MHz	—	41	—	dB
	$F = F_{image} - 1$ MHz	—	33	—	dB
Out-of-band blocking performance	30 MHz~2000 MHz	—	5	—	dBm
	2003 MHz~399 MHz	—	18	—	dBm
	2484 MHz~2997 MHz	—	15	—	dBm
	3000 MHz~2.75 GHz	—	5	—	dBm
Intermodulation	—	—	30	—	dBm

Table 6-13. Receiver Characteristics - Blue

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER		—	93	—	dBm
Maximum received signal @30.8% PER		—	3	—	dBm
Co-channel C/I	—	—	10	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 2 \text{ MHz}$	—	7	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	7	—	dB
	$F = F_0 + 4 \text{ MHz}$	—	28	—	dB
	$F = F_0 - 4 \text{ MHz}$	—	26	—	dB
	$F = F_0 + 6 \text{ MHz}$	—	26	—	dB
	$F = F_0 - 6 \text{ MHz}$	—	27	—	dB
	$F \geq F_0 + 8 \text{ MHz}$	—	29	—	dB
	$F \leq F_0 - 8 \text{ MHz}$	—	28	—	dB
Image frequency	—	—	28	—	dB
Adjacent channel to image frequency	$F = f_{image} + 2 \text{ MHz}$	—	26	—	dB
	$F = f_{image} - 2 \text{ MHz}$	—	7	—	dB
Out-of-band blocking performance	30 MHz~2000 MHz	—	5	—	dBm
	2003 MHz~399 MHz	—	19	—	dBm
	2484 MHz~2997 MHz	—	16	—	dBm
	3000 MHz~2.75 GHz	—	5	—	dBm
Intermodulation	—	—	29	—	dBm

Table 6-14. Receiver Characteristics - Blue

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER		—	105	—	dBm
Maximum received signal @30.8% PER		—	5	—	dBm
Co-channel C/I	—	—	3	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 1 \text{ MHz}$	—	6	—	dB
	$F = F_0 - 1 \text{ MHz}$	—	6	—	dB
	$F = F_0 + 2 \text{ MHz}$	—	33	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	43	—	dB
	$F = F_0 + 3 \text{ MHz}$	—	37	—	dB
	$F = F_0 - 3 \text{ MHz}$	—	47	—	dB
	$F \geq F_0 + 4 \text{ MHz}$	—	40	—	dB
	$F \leq F_0 - 4 \text{ MHz}$	—	50	—	dB
Image frequency	—	—	40	—	dB
Adjacent channel to image frequency	$F = f_{image} + 1 \text{ MHz}$	—	50	—	dB
	$F = f_{image} - 1 \text{ MHz}$	—	37	—	dB

Table 6-15. Receiver Characteristics - Bluetooth

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER		—	100	—	dBm
Maximum received signal @30.8% PER		—	5	—	dBm
Co-channel C/I	—	—	3	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 1 \text{ MHz}$	—	2	—	dB
	$F = F_0 - 1 \text{ MHz}$	—	3	—	dB
	$F = F_0 + 2 \text{ MHz}$	—	32	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	33	—	dB
	$F = F_0 + 3 \text{ MHz}$	—	23	—	dB
	$F = F_0 - 3 \text{ MHz}$	—	40	—	dB
	$F \geq F_0 + 4 \text{ MHz}$	—	34	—	dB
Image frequency	$F \leq F_0 - 4 \text{ MHz}$	—	44	—	dB
	—	—	34	—	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	—	46	—	dB
	$F = F_{image} - 1 \text{ MHz}$	—	23	—	dB

7 Packaging

- For information about tape, reel, [E and Espressif Chip Packaging](#)
- The pins of the chip are numbered in anti-clockwise order numbers and pin names [2-ESP32-C3F32-U3FH4](#), and [ESP32-C3 \(Top View\)](#)
- The recommended [solder paste](#) is available for download. You [Auto Download](#)
- For reference PCB layout [ESP32-C3 Board Design Guidelines](#)




Figure 7-1. QFN32 (5x5 mm) Package

Appendix A - ESP32-C3 Consolidated Pin Overview

Pin No.	Pin Name	Pin Type	Pin Providing Power	Pin Setting		Analog Function		I/O MUX Function				
				At Reset	After Reset	0	1	0	Type 1	Type 2	Type 3	Type 4
1	LNA_IN	Analog										
2	VDD3P3	Power										
3	VDD3P3	Power										
4	XTAL_32K_IN		VDD3P3_RTC			XTAL_32K_IN	AD1_C	GPIO0	I/O	GPIO0	I/O/T	
5	XTAL_32K_OUT		VDD3P3_RTC			XTAL_32K_OUT	AD1_C	GPIO1	I/O	GPIO1	I/O/T	
6	GPIO2	I/O	VDD3P3_RTC	IE	IE		ADC1_C	GPIO2	I/O	GPIO2	I/O	FSPIC1 I/O/T
7	CHIP_EN	Analog										
8	GPIO3	I/O	VDD3P3_RTC	IE	IE		ADC1_C	GPIO3	I/O	GPIO3	I/O/T	
9	MTMS	I/O	VDD3P3_RTC		IE		ADC1_C	MTMS	I1	GPIO	I/O	FSPIC1 I/O/T
10	MTDI	I/O	VDD3P3_RTC		IE		ADC2_C	MTDI	I1	GPIO	I/O	FSPIC1 I/O/T
11	VDD3P3_RPOTCWR											
12	MTCK	I/O	VDD3P3_CPU		IE			MTCK	I1	GPIO	I/O	FSPIC1 I/O/T
13	MTDO	I/O	VDD3P3_CPU		IE			MTDO	O/T	GPIO	I/O	FSPIC1 I/O/T
14	GPIO8	I/O	VDD3P3_CPU	IE	IE			GPIO	I/O	GPIO	I/O	
15	GPIO9	I/O	VDD3P3_CPU	IE, WPU	IE, WPU			GPIO	I/O	GPIO	I/O	
16	GPIO10	I/O	VDD3P3_CPU		IE			GPIO10	I/O	GPIO10	I/O	FSPIC5 O/T
17	VDD3P3_CPPOWR											
18	VDD_SPI	Power	VDD3P3_CPU					GPIO11	I/O	GPIO11	I/O/T	
19	SPIHD	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIHD	I1	GPIO	I/O	
20	SPIWP	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIWP	I1	GPIO	I/O	
21	SPICS0	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPICS0	O/T	GPIO	I/O	
22	SPICLK	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPICLK	O/T	GPIO	I/O	
23	SPIID	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIID	I1	GPIO	I/O	
24	SPIQ	I/O	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIQ	I1	GPIO	I/O	
25	GPIO18	I/O	VDD3P3_CPU			USB_D-		GPIO18	I/O	GPIO18	I/O	
26	GPIO19	I/O	VDD3P3_CPU			USB_D+		GPIO19	I/O	GPIO19	I/O	
27	UORXD	I/O	VDD3P3_CPU		IE, WPU			UORXD	I1	GPIO	I/O	
28	UOTXD	I/O	VDD3P3_CPU		WPU			UOTXD	O	GPIO	I/O	
29	XTAL_N	Analog										
30	XTAL_P	Analog										
31	VDDA	Power										
32	VDDA	Power										
33	GND	Power										

* For details, see [ESP32-C3 Pin Configuration](#) and [ESP32-C3 Pin Functions](#) for GPIOs

Related Documentation and Resources

Related Documentation

- [ESP32-C3 Hardware Reference Manual](#) - Detailed information on how to use the peripherals.
- [ESP32-C3 Development Guidelines](#) - Guidelines on how to integrate the ESP32-C3.
- [ESP32-C3 Series Errata](#) - Descriptions of known errors in ESP32-C3 series.
- Certificates
<https://espressif.com/en/support/documents/certificates>
- ESP32-C3 Product/Process Change Notifications (PCN)
<https://espressif.com/en/support/documents/pcns?k>
- ESP32-C3 Advisory Information on security, bugs, compatibility,
<https://espressif.com/en/support/documents/advisory>
- Documentation Updates and Update Notification Subscription
<https://espressif.com/en/support/download/documentation>

Developer Zone

- [ESP-PRO-Grain](#) - Extensive documentation for the ESP32-C3.
- ESP32-C3 and other development frameworks on GitHub.
<https://github.com/espressif>
- ESP32-C3 Forum - Engineer-to-Engineer (E2E) Community for Espressif to share knowledge, explore ideas, and help solve problems with
<https://esp32.com/>
- The ESP32-C3 Best Practices, Articles, and Notes from Espressif
<https://blog.espressif.com/>
- See the SDKs and Drivers, AT Firmware
<https://espressif.com/en/support/download/sdks-dev>

Products

- ESP32-C3 Series SoCs through all ESP32-C3 SoCs.
<https://espressif.com/en/products/socs?id=ESP32-C3>
- ESP32-C3 Series Modules through all ESP32-C3-based modules.
<https://espressif.com/en/products/modules?id=ESP32-C3>
- ESP32-C3 Series DevKits through all ESP32-C3-based devkits.
<https://espressif.com/en/products/devkits?id=ESP32-C3>
- ESP Product Selector - Espressif hardware product suite table for
<https://products.espressif.com/#/product-selector>

Contact Us

- See the Sales, Technical, Inquiry, Schematic & PCB Design (Online Board) and Support & Suggestions
<https://espressif.com/en/contact-us/sales-questions>

Revision History

Date	Version	Release notes
2024-09-07	v1.19	Updated pin layout and the number of GPIOs PCN20240702 on ESP32-C3FH4Xct
2024-07-29	v1.98	<ul style="list-style-type: none">Removed the ESP32-C3FH4XAZ Compatibility Advice for ESP32-C3 Series in Chapter 1: ESP32-C3 Series ComparisonUpdated the default driving 3-Phase Output > Note 4Added flash erase cycles, retention time Sect 4.01 Internal MemoryImproved the formatting, structure, and - Sect 2 Pins - Sect 3 Boot Config (used to be named as Pins") - Sect 4 Functional DescriptionOther minor updates
2024-04-17	v0.17	<ul style="list-style-type: none">Marked the ESP32-C3FN4 variant as end ofMarked the ESP32-C3 NRM4 variant asMarked the ESP32-C3FH4X variant as rec
2024-01-19	v1.96	<ul style="list-style-type: none">Added the new ESP32-C3FH4X and ESP32-C: the ESP32-C3 Series ComparisonCorrected the PWM duty resolution 4.2 Low-Power Controller

Cont'd on next

Cont'd from previous page

Date	Version	Release notes
2023-08	v1.15	<ul style="list-style-type: none"> Marked ESP32-C3 as Improved the content in the following sections <ul style="list-style-type: none"> Section 1. Product Overview Section 2. Pins Section 4.1. Power Management Unit Section 4.2. SPI Controller Section 5.1. Absolute Maximum Ratings Section 5.2. Recommended Operating Conditions Section 5.3. I2C/SPI Output Characteristics Section 5.4. DC Characteristics Added Appendix A Updated the maximum value of "RF power" in Section 6. Bluetooth 5 (LE) Radio Other minor updates
2022-12	v1.54	<ul style="list-style-type: none"> Deleted feature "Antenna diversity" in Section 4.3. Bluetooth Deleted feature "Supports external power" in Section 4.1. Power Management Unit Updated the glitch type of GPIO18 in Section 2. Pins
2022-11	v1.53	<ul style="list-style-type: none"> Updated note in Section 4.1. Power Management Unit Added links to the Technical Reference Diagrams in Section 4.2. SPI Controller Added a note about ADC in Section 4.2. SPI Controller Updated Section 4.3. Bluetooth Added Table 1. Characteristics Updated Section 6.1. Current Consumption in Other Modes Updated RF transmit power in Section 6. Bluetooth 5 (LE) Radio Updated the type of pins in Section 2. Pins Updated Chapter 7. Board Design and Res
2022-04	v1.32	<ul style="list-style-type: none"> Added a new chip variant ESP32-C3FH4AZ Updated Section 3.2. Functional Block Diagram Added the wake up source for Deep Sleep in Section 4.1. Power Management Unit

Cont'd on next

Date	Version	Release notes
2021 - 10 - 26	v1.6.1	<ul style="list-style-type: none"> Updated ESD 802.3 Functional Block Diagrams; Added CoreMark score in Features; Updated Table Pin Description to show Updated ESD 802.3 Power Schematics; Added Table SPI Signals; Added note Recommended Operating Conditions; Other updates to wording.
2021 - 05 - 28	v1.8.0	<ul style="list-style-type: none"> Updated power modes; Updated S3 Bootloader Configurations; Updated some clock names and the 4.1 Frequency Clock; Added clarification about ADC1SAR1A/ADC1SAR2A; Updated the default configuration of Table IOMUX; Updated sampling AgDrCtchRate table characteristics; Updated Real-time reliability; Added the link to recommended PCB layout;
2021 - 04 - 23	v1.3.8	Updated Wi-Fi and Bluetooth 5 (dual) Radio
2021 - 04 - 07	v1.7.7	<ul style="list-style-type: none"> Updated information about USB Serial JTAG Control; Added GPIO2 to 3.3V Set Configuration; Updated Addresses Mapping Structure; Added Table IOMUX and Table IOMUX a GPIO Matrix; Updated information about 4.0.2 SPS 20.2 nitr Set; Updated fixed-priority channel 16.0 DMA Controller; Updated Real-time reliability;
2021 - 01 - 08	v1.8.6	<ul style="list-style-type: none"> Clarified that of the 400 KB SRAM, 16 KB Updated maximum value to static Wideband RF Transmitter (TX) Characteristics;

Cont'd from previous page

Date	Version	Release notes
2021-01-03	v035	<ul style="list-style-type: none"> • Updated information about Wi-Fi; • Added connection between in-package fanotes in Section Pin Definitions; • Updated ESP32-C3 Power and Sleep Mode Timing Parameters for Pin and ESP32-C3 Power and Sleep Mode Timing Parameters for Pin sections; • Added Figure 1-1: Visualization of Timing Parameters for Pin and Table 1-1: Description of Timing Parameters for Pin sections; • Updated Table Peripheral Pin Configuration; • Added Chapter 5: Electrical Characteristics; • Added Chapter 7: Packaging.
2020-11-07	v074	Preliminary version.



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NO PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, ALL LIABILITY, including liability for infringement of any proprietary licenses express or implied, by estoppel or otherwise, to any intellectual property. The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. All trade names, trademarks and registered trademarks mentioned in hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved. w.espressif.com