# Pipeline

Marika

Hilario

Dario

Elena

1. What is a FIR filter
   1. Taps and frequency cutoff
2. UART protocol
   1. Receiver
   2. Transmitter
3. Our implementation in VHDL
   1. Testbench waves
4. The generation of the signal
5. FIR filter in python: what to expect
6. Data conversion
   1. Q approximation
   2. Signed to double and reverse
7. Script for the interface with FPGA
   1. Problems and solutions?
8. Comparison results