
reset
clk
count_reg_reg[8:0]
CLR
C
D
Q
RTL_REG_ASYNC
max_tick_i
A[8:0]
O
RTL_ROM
max_tick
count_next_i
S=9'b101000101
I0[8:0]
S=default
I1[8:0]
O[8:0]
S[8:0]
RTL_MUX
count_next0_i
I1
I0[8:0]
+
O[8:0]
RTL_ADD