
reg_b_next_i
S=3'b000 I0
S=3'b001 I1
S=3'b010 I2
S=3'b011 I3
S=3'b100 I4
S=3'b101 I5
S=default I6
O
S[2:0]
RTL_MUX
reg_op_next_i
reg_a_next_i
state_next_i__0
reg_b_reg[7:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
o_alu_b[7:0]
reg_op_reg[5:0]
o_alu_op[5:0]
reg_a_reg[7:0]
o_alu_a[7:0]
result_reg_reg[7:0]
debug_result[7:0]
tx_payload_reg_reg[7:0]
tx_data[7:0]
rx_data[7:0]
clk
rx_done
tx_done
reset
i_alu_res[7:0]
state_reg_reg[2:0]
state_next_i
A[2:0]
O[2:0]
RTL_ROM
result_next_i
tx_payload_next_i
tx_start_i
tx_start