The Definitive Guide to SystemC: The SystemC Language

David C Black, Doulos





Track 3: The Definitive Guide to SystemC The SystemC Language





- Introduction to SystemC
 - Overview and background
 - Central concepts
 - The SystemC World
 - Use cases and benefits
- Core Concepts and Syntax
- Bus Modeling
- Odds and Ends

What is SystemC?




System-level modeling language

- Network of communicating processes (c.f. HDL)
- · Supports heterogeneous models-of-computation
- Models hardware and software

C++ class library

- Open source proof-of-concept simulator
- · Owned by Accellera Systems Initiative




3

Features of SystemC




- Modules (structure)
- Ports (structure)
- Processes (computation, concurrency)
- Channels (communication)
- Interfaces (communication refinement)
- Events (time, scheduling, synchronization)
- Data types (hardware, fixed point)



Modules and Channels









5

User Applications SystemC Other Model Verification **TLM Library** Libraries **Library SCV Primitive Channels** SystemC Standard (signal, buffer, fifo, mutex, semaphore) **Core Language** Copyright © 2014-2015 by Doulos Ltd (module, port, process, **Data Types** channel, interface, event) C++ Language

Typical Use Case: Virtual Platform THURSDAY IS TRAINING DAY Multiple software stacks Software Software **CPU ROM RAM DSP ROM DMA RAM** A/D 1/0 Interrupt **Timer** Interrupt **Timer** Bridge Copyright © 2014-2015 by Doulos Ltd Multiple buses and bridges **TLM-2.0** Custom Memory D/A **RAM DMA** interface peripheral Digital and analog hardware IP blocks 10

Track 3: The Definitive Guide to SystemC The SystemC Language



- Introduction to SystemC
- - Core Concepts and Syntax
 - Data
 - Modules and connectivity
 - Processes & Events
 - Channels and Interfaces
 - Ports
 - Bus Modeling
 - Odds and Ends

SystemC Data Types



In namespace sc dt::

Template	Base class	Description
sc_int <w></w>	sc_int_base	Signed integer, W < 65
sc_uint <w></w>	sc_uint_base	Unsigned integer, W < 65
sc_bigint <w></w>	sc_signed	Arbitrary precision signed integer
sc_biguint <w></w>	sc_unsigned	Arbitrary precision unsigned integer
		(intermediate results unbounded)
sc_logic		4-valued logic: '0' '1' 'X' 'Z'
sc_bv <w></w>	sc_bv_base	Bool vector
sc_lv <w></w>	sc_lv_base	Logic vector
sc_fixed<>	sc_fix	Signed fixed point number
sc_ufixed<>	sc_ufix	Unsigned fixed point number

15

Limited Precision Integer sc_int



Truncated to 8 bits

Bit select

Part select

Concatenation

Other useful operators: arithmetic, relational, bitwise, reduction, assignment
 length() to_int() to_string() implicit-conversion-to-64-bit-int

Copyright @ 2014-2015 by Doulos Ltd

Logic and Vector Types



sc_logic and sc_lv<W>

- Values SC_LOGIC_0, SC_LOGIC_1, SC_LOGIC_X, SC_LOGIC_Z
- Initial value is SC_LOGIC_X

No arithmetic operators

Can write values as chars and strings, i.e. '0' '1' 'X' 'Z'

```
sc_logic R, S;
R = '1';
S = 'Z';
S = S & R;
```

```
sc_int<4> n = "0b1010";
bool    boo = n[3];
sc_lv<4> lv = "01XZ";
sc_assert( lv[0] == 'Z' );
n += lv.to_int();
cout << n.to_string(SC_HEX);</pre>
```

17

Fixed Point Types



```
sc_fixed <wl, iwl, q_mode, o_mode, n_bits> a;
sc_ufixed<wl, iwl, q_mode, o_mode, n_bits> b;
sc_fix c(wl, iwl, q_mode, o_mode, n_bits);
sc_ufix d(wl, iwl, q_mode, o_mode, n_bits);
```

Word length

- number of stored bits - no limit

Integer word length

- number of bits before binary point

Quantization mode

- behavior when insufficient precision

Overflow mode

- behavior when result too big

Number of saturated bits - used with wrap overflow modes

Copyright © 2014-2015 by Doulos Ltd

Copyright @ 2014-2015 by Doulos Ltd

Compiler flag -DSC_INCLUDE_FX

Data Summary




	C++	SystemC	SystemC	SystemC
Unsigned	unsigned int	sc_bv, sc_lv	sc_uint	sc_biguint
Signed	int		sc_int	sc_bigint
Precision	Host-dependent	Limited precision	Limited precision	Unlimited precision
Operators	C++ operators	No arithmetic operators	Full set of operators	Full set of operators
Speed	Fastest	Faster	Slower	Slowest

Copyright © 2014-2015 by Doulos Ltd

19

Modules





Copyright @ 2014-2015 by Doulos Ltd

20

SC_MODULE



```
#include "systemc.h"
      Class
                         SC MODULE (Mult)
                            sc in<int> a;
       Ports
                            sc in<int> b;
                            sc out<int> f;
                            void action() { f = a * b; }
      Constructor
                            SC CTOR(Mult)
Copyright © 2014-2015 by Doulos Ltd
                              SC METHOD (action);
                                                                       Process
                                 sensitive << a << b;
                           }
                         };
```

SC_MODULE or sc_module?



```
• Equivalent :
```

```
SC_MODULE(Name)
{
    ...
};
```

```
struct Name: sc_module
{
   ...
};
```

```
class Name: public sc_module
{
public:
    ...
};
```

Separate Header File



```
// mult.h
#include "systemc.h"

SC_MODULE(Mult)
{
    sc_in<int> a;
    sc_in<int> b;
    sc_out<int> f;

    void action();

SC_CTOR(Mult)
    {
        SC_METHOD(action);
        sensitive << a << b;
    }
};
```

```
// mult.cpp
#include "mult.h"


void Mult::action()
{
   f = a * b;
}
```

Define constructor in .cpp?Yes - explained later

23

The Test Bench





Top Level Module



```
#include "systemc.h"
                             #include "stim.h"
         Header files
                             #include "mult.h"
                             #include "mon.h"
                             SC MODULE (Top)
                               sc signal<int> asig, bsig, fsig;
            Channels
                               sc clock testclk;
                               Stim stim1;
Copyright © 2014-2015 by Doulos Ltd
             Modules
                               Mult uut;
                               Mon mon1;
                                . . .
                             }
```

26

Module Instantiation



```
SC_MODULE(Top)
{
    sc_signal<int> asig, bsig, fsig;

    sc_clock testclk;

Stim stim1;
Mult uut;
Mon mon1;

Name of data member

SC_CTOR(Top)
: testclk("testclk", 10, SC_NS),
    stim1("stim1"),
    uut ("uut"),
    mon1 ("mon1")

{
    ...
}

String name of instance (constructor argument)
}
```

Port Binding



```
SC CTOR (Top)
  : testclk("testclk", 10, SC NS),
    stim1("stim1"),
    uut("uut"),
    mon1("mon1")
    stim1.a(asig);
    stim1.b(bsig);
    stim1.clk(testclk);
    uut.a(asig);
    uut.b(bsig);
                         Alternative function
    uut.f(fsig);
    mon1.a.bind(asig);
    mon1.b.bind(bsig);
    mon1.f.bind(fsig);
    mon1.clk.bind(testclk);
Port name
                        Channel name
```

sc_main

Copyright © 2014-2015 by Doulos Ltd



28

sc_main is the entry point to a SystemC application

```
#include "systemc.h"
#include "top.h"

int sc_main(int argc, char* argv[])

Top top("top");

Instantiate one top-level module

sc_start();

End elaboration, run simulation

return 0;
}
```

Namespaces



```
#include "systemc.h"
                                Old header - global namespace
    SC MODULE (Mod)
      sc in<bool> clk;
      sc out<int> out;
       ... cout << endl;
    #include "systemc"
                               New header
                                             #include "systemc"
                                             using namespace sc core;
                                             using namespace sc dt;
    SC MODULE (Mod)
Copyright @ 2014-2015 by Doulos Ltd
                                             using std::cout;
                                             using std::endl;
      sc core::sc in<bool> clk;
      sc core::sc out<int> out;
                                             SC MODULE (Mod) {
                                               sc in<bool> clk;
       ... std::cout << std::endl;</pre>
                                               sc out<int> out;
                                               ... cout << endl;</pre>
                                                                            31
```

Summary of Files systemc.h stim.h mult.h mon.h mon.cpp #include top.h

Compilation and Simulation THURSDAY IS TRAINING DAY C++ Development .cpp **Environment** SystemC Pre-compiled .h User's class libraries headers? **Text Editor** source files .cpp .h Compiler Makefile Linker make Pre-compiled library Copyright © 2014-2015 by Doulos Ltd Executable prompt> make prompt> run.x Debugger prompt> ddd run.x 33

Kinds of Process



- Processes
 - Must be within a module (not in a function)
 - A module may contain many processes
- Three different kinds of process
 - Methods SC_METHOD
 - Threads SC THREAD
 - Clocked threads SC_CTHREAD (for synthesis)
- Processes can be static or dynamic

SC_METHOD Example

```
THURSDAY IS TRAINING DAY
```

```
#include <systemc.h>
     template<class T>
     SC MODULE (Register)
        sc in<bool> clk, reset;
        sc in<T>
                      d;
        sc out<T>
                       q;
        void entry();
        SC CTOR(Register)
Copyright @ 2014-2015 by Doulos Ltd
          SC METHOD (entry);
             sensitive << reset;</pre>
             sensitive << clk.pos();</pre>
        }
     };
```

```
template < class T>
void Register < T>::entry()
{
  if (reset)
    q = 0; // promotion
  else if (clk.posedge())
    q = d;
}
```

- SC_METHODs execute in zero time
- SC_METHODs cannot be suspended
- SC_METHODs should not contain infinite loops

35

SC_THREAD Example



```
#include "systemc.h"

SC_MODULE(Stim)
{
    sc_in<bool> Clk;
    sc_out<int> A;
    sc_out<int> B;

    void stimulus();

    SC_CTOR(Stim)
    {
        SC_THREAD(stimulus);
        sensitive << Clk.pos();
    }
};</pre>
```

- More general and powerful than an SC_METHOD
- Simulation may be slightly slower than an SC_METHOD
- Called once only: hence often contains an infinite loop

SC_HAS_PROCESS



```
#include "systemc.h"
         class Counter: public sc module
         public:
            sc in<bool> clock, reset;
            sc out<int> q;
                                                          Constructor arguments
            Counter(sc module name nm, int mod)
            : sc module( nm), count(0), modulus( mod)
              SC HAS PROCESS (Counter);
                                                    Needed if there's a process
                                                      and not using SC_CTOR
              SC METHOD (do count);
                sensitive << clock.pos();</pre>
Copyright © 2014-2015 by Doulos Ltd
         private:
            void do count();
            int count;
            int const modulus;
         };
                                                                                  37
```

Dynamic Sensitivity



```
SC_CTOR(Module)
{
    SC_THREAD(thread);
        sensitive << a << b;
        Static sensitivity list
}

void thread()
{
    for (;;)
    {
        wait();
        ...
        wait(10, SC_NS);
        wait(e);
        ...
        wait(e);
        ...
}</pre>
Wait for event on a or b

ignore a or b

wait for event e
```

sc_event and Synchronization





```
SC MODULE(Test)
                                    Shared variable
          int data;
          sc event e;
          SC CTOR (Test)
                                                   Primitive synchronization object
            SC THREAD (producer);
            SC THREAD (consumer);
          void producer()
            wait(1, SC NS);
            for (data = 0; data < 10; data++) {</pre>
              e.notify();
                                                    Schedule event immediately
              wait(1, SC NS);
          }
Copyright © 2014-2015 by Doulos Ltd
          void consumer()
                                                    Resume when event occurs
            for (;;) {
              wait(e);
               cout << "Received " << data << endl;</pre>
       };
                                                                                        39
```

sc_time



- Simulation time is a 64-bit unsigned integer
- Time resolution is programmable must be power of 10 x fs
- Resolution can be set once only, before use and before simulation
- Default time resolution is 1 ps





Overriding the Callbacks



- Called for each
 - Module
 - Primitive channel
 - Port

Copyright © 2014-2015 by Doulos Ltd

Export

```
SC_MODULE(Test)
{
   SC_CTOR(Test) {}

   void before_end_of_elaboration() {...}
   void end_of_elaboration() {...}
   void start_of_simulation() {...}
   void end_of_simulation() {...}
};
```

Do nothing by default

- before_end_of_elaboration() may perform instantiation and port binding
- In PoC simulator, end_of_simulation() only called after sc_stop()

The Scheduler in Detail THURSDAY IS TRAINING DAY sc_start() Initialization request update() Runnable processes {R} **Evaluation** notify() {R} empty Update requests {U} sensitive Update notify(0) {U} empty Delta notifications (D) Empty {D} into {R} {R} empty {T} erhpty sc stop() notify(>0) Advance time All at current Timed notifications {T} Done time from {T} into {R}

45

Kinds of Channel



- Primitive channels
 - Implement one or more interfaces
 - Derived from sc_prim_channel
 - Have access to the update phase of the scheduler
 - Examples sc_signal, sc_signal_resolved, sc_fifo
- Hierarchical channels
 - Implement one or more interfaces
 - Derived from sc_module
 - Can instantiate ports, processes and modules
- Minimal channels implement one or more interfaces

47


Built-in Primitive Channels



Channel	Interfaces	Events
sc_signal <t></t>	<pre>sc_signal_in_if<t> sc_signal_inout_if<t></t></t></pre>	value_changed_event()
sc_buffer <t></t>	Same as sc_signal	On every write()
sc_signal_resolved sc_signal_rv <w></w>	Same as sc_signal <sc_logic></sc_logic>	Same a sc_signal
sc_clock	Same as sc_signal <bool></bool>	posedge & negedge
sc_fifo <t></t>	<pre>sc_fifo_in_if<t> sc_fifo_out_if<t></t></t></pre>	<pre>data_written_event() data_read_event()</pre>
sc_mutex	sc_mutex_if	n/a
sc_semaphore	sc_semaphore_if	n/a
sc_event_queue	n/a	Every notify() invocation

Interface Method Call





An interface declares of a set of methods (pure virtual functions)

An interface is an abstract base class of the channel

A channel *implements* one or more interfaces (c.f. Java)

A module calls interface methods via a port

49

Declare the Interface



```
#include "systemc"
class queue_if : virtual public sc_core::sc_interface
{
public:
    virtual void write(char c) = 0;
    virtual char read() = 0;
};
```

Copyright @ 2014-2015 by Doulos Ltd

Queue Channel Implementation



```
#include "queue_if.h"
class Queue : public queue_if, public sc_core::sc_object
{
  public:
    Queue(char* nm, int _sz)
    : sc_core::sc_object(nm), sz(_sz)
    { data = new char[sz]; w = r = n = 0; }

    void write(char c);
    char read();

    private:
    char* data;
    int sz, w, r, n;
};
```

51

Understanding Ports THURSDAY IS TRAINING DAY Required interface Port Provided interface Module Channel **Process** sc port<i f> p; struct Chan: i f, sc module void method() {...} p->method(); Copyright @ 2014-2015 by Doulos Ltd }; struct i f: virtual sc interface virtual void method() = 0; }; 52

Queue Ports



Calling Methods via Ports



```
#include <systemc>
#include "producer.h"
using namespace sc_core;

void Producer::do_writes()
{
   std::string txt = "Hallo World.";
   for (int i = 0; i < txt.size(); i++)
   {
      wait(SC_ZERO_TIME);
      out->write(txt[i]);
   }
}
Note: -> overloaded Interface Method Call
```

Why Ports?

Copyright © 2014-2015 by Doulos Ltd



- Ports allow modules to be independent of their environment
- Ports support elaboration-time checks (register_port, end_of_elaboration)
- Ports can have data members and member functions



55

