Discrete Fourier Transform v4.2

LogiCORE IP Product Guide

Vivado Design Suite

PG106 December 10, 2020





Table of Contents

IP Facts

Chapter 1: Overview
Navigating Content by Design Process
Feature Summary 5
Applications
Licensing and Ordering Information
Chapter 2: Product Specification
Performance
Resource Utilization
Port Descriptions
Chapter 3: Designing with the Core
Clocking
Resets
Protocol Description
Encoding of Size Parameter
Chapter 4: Design Flow Steps
Customizing and Generating the Core
Constraining the Core
Simulation
Synthesis and Implementation
Chapter 5: C Model
Features
Overview
Unpacking and Model Contents
Installation
DFT C Model Interface
Compiling with the DFT C Model
DFT MATLAB MEX Function



Appendix A: Migrating and Upgrading	
Upgrading in the Vivado Design Suite	. 29
Appendix B: Debugging	
Finding Help on Xilinx.com	. 30
Debug Tools	. 31
Simulation Debug	. 32
Appendix C: Additional Resources and Legal Notices	
Xilinx Resources	. 33
References	. 33
Revision History	. 34
Please Read: Important Legal Notices	2/





Introduction

The Xilinx® LogiCORE™ IP Discrete Fourier Transform (DFT) core meets the requirements for 3GPP Long Term Evolution (LTE) [Ref 1] and 3GPP 5G-New Radio (5G-NR) [Ref 2] systems.

The point size of the transform (N) can be specified on a frame-by-frame basis and can take the values $N=2^{M*}3^{P*}5^{Q}$, where M, P, and Q can be set to a range of values (as in Table 3-1) that meet the LTE and 5G-NR system requirements.

Features

- Support for wide range of transform sizes, including 1296 and 1536 up to 3240
- Less than 26 µs total latency when transforming 1200 points at 245.76 MHz (using any combination of sizes)
- Size can be changed for each transform
- Up to 18-bit twos complement input data width
- Up to 18-bit twos complement output data width with 4-bit block exponent
- Direct and inverse DFT supported on frame-by-frame basis

LogiCORE IP Facts Table					
	Core Specifics				
Supported Device Family ⁽¹⁾	UltraScale+™ UltraScale™ Versal™ ACAP Zynq®-7000 SoC 7 Series				
Supported User Interfaces	N/A				
Resources	Performance and Resource Utilization web page				
	Provided with Core				
Design Files	Encrypted RTL				
Example Design	Not Provided				
Test Bench	Not Provided				
Constraints File	Not Provided				
Simulation Model	VHDL Behavioral VHDL or Verilog Structural C Model				
Supported S/W Driver	N/A				
	Tested Design Flows ⁽²⁾				
Design Entry	Vivado® Design Suite				
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide.				
Synthesis	Vivado Synthesis				
	Support				
Release Notes and Known Issues	Master Answer Record: 54475				
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775				
	Xilinx Support web page				

Notes:

- 1. For a complete listing of supported devices, see the Vivado IP
- 2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.



Overview

Navigating Content by Design Process

Xilinx documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

- Hardware, IP, and Platform Development: Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado timing, resource and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
 - Port Descriptions
 - Clocking
 - Resets
 - Customizing and Generating the Core
 - C Model

Feature Summary

The Discrete Fourier Transform IP core implements forward and inverse DFTs for a wide range of selectable point sizes, including 1296 and 1536 for the 3GPP LTE standard [Ref 1]. Additionally supported point sizes range from 1440 to 3240 for the 3GPP 5G-New Radio standard [Ref 2]. The point size and the transform direction can be changed on a frame-by-frame basis. The core supports input data widths of 8 to 18 bits, in twos complement format. A bit-accurate C model is delivered with the core to support software simulation.



Applications

The Discrete Fourier Transform core can be used to perform a forward or inverse Fourier transform on data frames which are not a power of two in size. The supported point sizes cover the requirements of the 3GPP LTE standard [Ref 1] and 3GPP 5G-NR standard [Ref 2] for a DFT in the baseband uplink. The core can also be used for general DFT applications such as spectral analysis or convolution in the frequency domain.

Licensing and Ordering Information

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.



Product Specification

The forward DFT output is related to the input by the following equation:

$$X(k) = \sum_{n=0}^{N-1} x(n)e^{-\frac{j2\pi nk}{N}} k = 0, ..., N-1$$

where $j = \sqrt{-1}$ and the input, x(n), is a complex quantity $x_r(n) + jx_i(n)$ in which $x_r(n)$ and $x_i(n)$ are twos complement fixed-point numbers whose values are given by:

$$x = -x_{17} + \sum_{t=0}^{16} x_t 2^{-17 + t}$$

where x_t is the t-th bit of x.

The output X(k) is a complex block floating-point quantity whose value is given by:

$$(X_r(k) + jX_i(k))2^b$$

where $X_r(k)$ and $X_i(k)$ are twos complement numbers as defined previously, and the block exponent, b, is an unsigned integer with weighted binary representation:

$$b = \sum_{t=0}^{3} b_t 2^t$$

where b_t is the t-th bit of b. The block exponent is constant for all elements of a particular DFT output frame.

The inverse DFT has the following relationship between input and output:

$$x(n) = \sum_{k=0}^{N-1} X(k)e^{\frac{j2\pi nk}{N}} n = 0, ..., N-1$$



Again, the input is represented as a complex twos complement fixed-point value, and the output a complex block floating-point value, as defined for the forward transform. Neither the forward nor inverse DFT provides scaling by 1/N.

Format of Input/Output Data

For all bit widths, the fixed point is to the right of the MSB, that is, such that data 'x' takes the range $-1.0 \le x < 1.0$. For best numerical performance, twos complement input data (that is, less than 18 bits) should be zero padded in the least significant bit positions.

Block exponent (BLK_EXP) is the power of 2 in the block floating-point representation for the output data. Its range is from 0 to 15.

Performance

DFT Throughput

The throughput of the design, measured in terms of the number of DFTs per cycle, is given by $1/C_T$ where C_T is the total number of cycles between frames of input data. The value of C_T for each transform size is summarized in Table 3-1.

DFT Latency

Single Transform Latency

The minimum latency of the core is defined as the number of cycles from first input to last output. It is summarized in Table 3-1.

Multiple Transform Latency

The minimum latency for multiple transforms is obtained by adding the values of C_T for each size, and C_L for the last transform. The latency for V transforms of the same size is given by the following equation:

Total Latency =
$$(V-1)C_T + C_L$$

The time to process 1200 points, as summarized in Table 3-1, has been derived from the preceding equation and the clock period. For point sizes larger than 600, V is given by 1200/N, where N is the point size. The choice of 1200 point as the reference point size is based on the maximum number of subcarriers required to support the LTE uplink channel with 20 MHz bandwidth.



Resource Utilization

For full details about performance and resource utilization, visit the Performance and Resource Utilization web page.

Port Descriptions

The pinout of the DFT is summarized in Table 2-1.

Table 2-1: Pinout

Name	Width	Direction	Description
XN_RE	N ⁽¹⁾	INPUT	Real Data Input: Provide in twos complement fixed-point format. Provide in natural order.
XN_IM	N ⁽¹⁾	INPUT	Imaginary Data Input: Provide in twos complement fixed-point format. Provide in natural order.
FD_IN	1	INPUT	First Data In: Set High to indicate start of data input frame. FD_IN is ignored when RFFD is Low.
RFFD	1	OUTPUT	Ready For First Data: High when the core is ready for a new frame of data. Goes Low one cycle after a valid FD_IN.
SIZE	6	INPUT	Size In : Size of transform to be performed. Sampled when FD_IN is High (that is, at start of data frame).
FWD_INV	1	INPUT	Transform Direction: Set High to perform forward transform or Low for inverse transform. Sampled when FD_IN is High (that is, at start of data frame).
SCLR	1	INPUT	Synchronous Clear: Set High for a single cycle to reset the core. This must be performed after power-on. If the core is processing data at the time a reset is performed, then processing is halted immediately and any intermediate data is discarded. After reset the core is ready to accept new input frames.
CLK	1	INPUT	Rising-edge clock.
CE	1	INPUT	Clock Enable: Clock enable has lower precedence than SCLR.
XK_RE	N ⁽¹⁾	OUTPUT	Real Data Output: Provided in natural order and in fixed-point format.
XK_IM	N ⁽¹⁾	OUTPUT	Imaginary Data Output: Provided in natural order and in fixed-point format.
BLK_EXP	4	OUTPUT	Block exponent: Provided as unsigned integer.
FD_OUT	1	OUTPUT	First Data Out: Set High by core to indicate that the core is ready to output data.
DATA_VALID	1	OUTPUT	Data Valid: Set High by core to indicate that data output is valid.

Notes

1. N is number of bits per single value, real or imaginary.





Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Clocking

The core requires a single clock, CLK, and is active-High triggered. If selected, the active-High clock enable, CE, stalls all core processing when deasserted.

Resets

The core has a single active-High synchronous reset, SCLR. Asserting SCLR for a single cycle resets the core. The SCLR signal overrides the CE signal if both controls are present on the core.

Protocol Description

The core design has a fully synchronous interface. Figure 3-1 shows the pinout of the design. See Table 2-1 for more details on ports.






Figure 3-1: Interface Diagram

The core indicates that it is ready to accept a new frame of data by setting RFFD High. When RFFD is High, data input can be started by setting FD_IN High for one or more cycles. Data is input using XN_RE and XN_IM, and must be provided over N cycles without interruption. Data input and output are complex and in natural order. FD_OUT signals when the core starts data output, and DATA VALID signals when data on XK RE and XK IM is valid.

The FD_IN signal is ignored while RFFD is Low, and so FD_IN can be kept High for multiple cycles. The FD_IN signal is accepted on the first cycle that RFFD is High. If FD_IN is set permanently High, the core starts a new frame of data input as soon as the core is ready. This arrangement provides maximum transform throughput. Alternatively, RFFD can be connected directly to FD_IN to achieve the same behavior. The first element of input data should be provided on the same cycle that the core starts to receive data, that is, the first cycle in which both FD_IN and RFFD are High.

Input and Output Timing

Figure 3-2 provides a timing diagram for the DFT input and output. It shows a forward transform being followed by an inverse transform. Data input and output are partially overlapped with processing to minimize the latency, C_L , of the core. Initially, input data is copied into the intermediate buffer. When 3N/4 elements have been written to the buffer, the DFT starts performing the first layer of radix-4 operations (denoted R4 in Figure 3-2). Subsequent input data is fed directly into the DFT as each radix-4 operation is performed. Similarly, data output is overlapped with the last layer of radix-3 operations (denoted R3 in Figure 3-2), with the first N/3 samples coming directly from the radix-r unit. The remaining outputs of the radix-r unit are temporarily stored in the intermediate buffer and output over the next 2N/3 cycles.



A small number of transform sizes, specifically 20-, 40- and 80-point transforms, do not permit overlapping of input and output, resulting in a degradation in throughput. This is due to outputting from the radix-5 stage directly, which requires different data management compared to outputting from the radix-4 or radix-3 stages.




Figure 3-2: Interface Timing Diagram

Encoding of Size Parameter

Select the transform size, N, using the SIZE input and the binary encoding presented in Table 3-1. For each transform size, the table also indicates the latency of the design, C_L , and minimum cycles between input frames, C_T . The latency is defined here as the number of cycles between the first element of input data and last element of output data. Also shown in Table 3-1 is the total time to operate on 1200 points using N-point transforms. For example, when N=12 this is the time to perform 100 12-point transforms.

Support for the 1536-point transform size can be selected using the **Enable 1536 point size** parameter on the Vivado® IDE. When this is enabled, the core uses one extra block RAM to store the additional coefficients required.

Support for the 5G-NR subset of transform sizes can be selected using the **Enable 5G point size** parameter on the Vivado IDE. When this is enabled, the core has additional memory requirements to store coefficients and data.



Table 3-1: Support for DFT Transform Size

Size (Binary)	N	M (Radix-2)	P (Radix-3)	Q (Radix-5)	Latency C _L Cycles	Period C _T Cycles	Time to Process 1200 Points, μs (at 245.76 MHz)	Time to Process 1200 Points µs (at 400 MHz)
0	12	2	1		75	62	25.28	15.53
1	24	3	1		122	109	22.22	13.65
2	36	2	2		152	139	18.90	11.61
3	48	4	1		176	163	16.63	10.22
4	60	2	1	1	227	214	17.46	10.73
5	72	3	2		271	258	17.55	10.78
6	96	5	1		325	312	15.92	9.78
7	108	2	3		373	360	16.32	10.03
8	120	3	1	1	418	405	16.53	10.53
9	144	4	2		457	444	15.10	9.28
10	180	2	2	1	592	579	15.75	9.68
11	192	6	1		565	552	14.09	8.65
12	216	3	3		732	719	16.30	10.01
13	240	4	1	1	736	723	14.76	9.07
14	288	5	2		918	905	15.39	9.45
15	300	2	1	2	955	942	15.38	9.45
16	324	2	4		1074	1061	16.04	9.85
17	360	3	2	1	1191	1178	16.03	9.84
18	384	7	1		1158	1145	14.61	8.97
19	432	4	3		1362	1349	15.30	9.40
20	480	5	1	1	1509	1496	15.27	9.38
21	540	2	3	1	1773	1760	15.96	9.81
22	576	6	2		1734	1721	14.64	8.99
23	600	3	1	2	1962	1949	15.91	9.77
24	648	3	4		2225	2212	16.72	10.27
25	720	4	2	1	2265	2252	15.32	9.41
26	768	8	1		2214	2201	14.04	8.63
27	864	5	3		2855	2842	16.11	9.90
28	900	2	2	2	2952	2939	15.99	9.82
29	960	6	1	1	2901	2888	14.74	9.05
30	972	2	5		3359	3346	16.86	10.35
31	1080	3	3	1	3716	3703	16.79	10.31
32	1152	7	2		3671	3658	15.55	9.55
33	1200	4	1	2	3792	3779	15.43	9.48



Table 3-1: Support for DFT Transform Size (Cont'd)

Size (Binary)	N	M (Radix-2)	P (Radix-3)	Q (Radix-5)	Latency C _L Cycles	Period C _T Cycles	Time to Process 1200 Points, μs (at 245.76 MHz)	Time to Process 1200 Points µs (at 400 MHz)
34	1296	4	4		4331	4318	17.63 ⁽¹⁾	10.83
35	1536	9	1		4727	4714	19.24 ⁽¹⁾	11.82
36	4	2			45	32	39.12	24.04
37	8	3			68	55	33.63	20.66
38	16	4			84	71	21.72	13.35
39	20	2		1	126	113	27.65	16.99
40	32	5			140	127	19.44	11.94
41	40	3		1	200	187	22.89	14.06
42	64	6			212	199	15.24	9.37
43	80	4		1	306	293	17.94	11.02
44	128	7			405	392	15.01	9.22
45	256	8			725	712	13.64	8.30
46	1440	5	2	1	4790	4777	19.50 ⁽¹⁾	11.98 ⁽¹⁾
47	1500	2	1	3	4947	4934	20.13 ⁽¹⁾	12.37 ⁽¹⁾
48	1620	2	4	1	5642	5629	22.96 ⁽¹⁾	14.11 ⁽¹⁾
49	1728	6	3		5591	5578	22.75 ⁽¹⁾	13.98 ⁽¹⁾
50	1800	3	2	2	6239	6226	25.39 ⁽¹⁾	15.60 ⁽¹⁾
51	1920	7	1	1	6182	6169	25.16 ⁽¹⁾	15.46 ⁽¹⁾
52	1944	3	5		7102	7089	28.90 ⁽¹⁾	17.76 ⁽¹⁾
53	2160	4	3	1	7298	7285	29.70 ⁽¹⁾	18.25 ⁽¹⁾
54	2304	8	2		7223	7210	29.40 ⁽¹⁾	18.06 ⁽¹⁾
55	2400	5	1	2	8069	8056	32.84 ⁽¹⁾	20.18 ⁽¹⁾
56	2592	5	4		9208	9195	37.47 ⁽¹⁾	22.02 ⁽¹⁾
57	2700	2	3	2	9509	9496	38.70 ⁽¹⁾	23.78 ⁽¹⁾
58	2880	6	2	1	9446	9433	38.44 ⁽¹⁾	23.62 ⁽¹⁾
59	2916	2	6		10828	10815	44.06 ⁽¹⁾	27.07 ⁽¹⁾
60	3000	3	1	3	10514	10501	42.79 ⁽¹⁾	26.29 ⁽¹⁾
61	3072	10	1		9335	9322	37.99 ⁽¹⁾	23.34 ⁽¹⁾
62	3240	3	4	1	11977	11964	48.74 ⁽¹⁾	29.95 ⁽¹⁾

Notes:

1. These times are given for the full transform rather than for 1200 point size.



DFT Operation

The N-point DFT is decomposed into relatively prime factors: 2^M , 3^P and 5^Q , where the total transform size is given by $N=2^{M*}3^{P*}5^Q$. This is shown diagrammatically in Figure 3-3.




Figure 3-3: Factorization of DFT

Each prime factor is implemented by breaking it down into the appropriate number of common factors. These are implemented using radix-2, -3, -4 and -5 butterfly operations as shown in Figure 3-4. The 2^M prime factor has been implemented using a combination of radix-2 and radix-4 butterflies. The multiplications required between common factors are not shown, and are implemented within the butterfly, on its input.




Figure 3-4: Full Factorization of DFT

The radix-2, -3, -4, and -5 operations are performed using a single pipelined, parallel radix-r unit. This is capable of performing two radix-2 operations per clock cycle, one radix-3 or radix-4 operation per cycle, and one radix-5 operation per two clock cycles as shown in Figure 3-5.




Figure 3-5: Radix-r Unit



Radix-r Unit

Figure 3-6 and Figure 3-7 show the radix-3 and radix-5 butterfly operations used by the DFT. They include the *twiddle factor* multiplications on the input required to cascade factors to obtain a 2^M*3^P*5^Q point DFT. The diagrams also show the internal word lengths adopted, and include the scaling and rounding blocks required to implement block floating-point. Their function is explained in the next section.

The radix-5 butterfly is performed using two passes of the radix-r unit. The first pass performs the twiddle-factor multiplications and first two stages of adders. At this point, scaling and rounding are applied to reduce word length to that of the input, so that it can be fed back for the second pass. The worst-case word growth for the first half is equivalent to that of the whole butterfly, so no further scaling is applied in the second pass. The second pass performs the intermediate multiplies and the final two stages of addition. Quantization reduces the word length to that of the input, so that it can be stored in the intermediate memory, ready for the next stage.




Figure 3-6: Radix-3 Winograd Butterfly






Figure 3-7: Radix-5 Winograd Butterfly

Block Floating-Point Behavior

Word length growth within the transform is accommodated by block floating-point. This is achieved by scaling the output of the radix-r unit by a power of 2 to keep a data word length of 18-bits. To reduce implementation cost, the level of scaling is either 0, 1, 2 or 3-bit shift, allowing its implementation using a 4-1 multiplexer.

The level of scaling is calculated by establishing the maximum size of the layer input, and the maximum word growth possible through the layer.

This growth is $\log_2(1+(r-1)\sqrt{2})$ bits per radix-r layer. The $\sqrt{2}$ scaling occurs when a complex input with full-scale positive or negative real or imaginary parts, is rotated by 45 degrees. Rotations are required between layers as a result of the factorization of the DFT algorithm. The first layer requires no twiddle-factors, and so the word growth is exactly 2 bits and the

associated scaling is 1/4, which is obtained by a 2-bit right-shift. The worst-case scaling applied for each radix is summarized in Table 3-2.

Radix-4 **Worst-Case Growth** Power-2 Scaling Layer Radix-2 2.414 Radix-3 3.828 4 2 Radix-4 First layer 2.000 Radix-4 5.243 8 Other layer Radix-5 6.657 8

Table 3-2: Power-of-2 Scaling Required to Accommodate Worst-Case Growth



The maximum absolute value of the input is establish by examining the butterfly output from the previous layer. This examination is done as the outputs are calculated and written to memory, and so the final value is the maximum across the whole layer. To minimize resources, the butterfly outputs are truncated to 4 bits before the absolute value is calculated. The maximum absolute value is used to establish a margin, in terms of bits. This margin is the number of bits by which an input might grow without overflow (that is, the number of leading zeros or ones, excluding sign in the largest term).

Table 3-3: Establishing Margin from the Maximum Absolute Value

Maximum Absolute Value (x)	Margin
<i>x</i> ≥ 0.5	0
0.25 ≤ <i>x</i> < 0.5	1
0.125 ≤ <i>x</i> < 0.25	2
x < 0.125	3

The required scaling is, therefore, the worst-case scaling reduced by the margin, with negative values being set to zero. The scaling applied at each layer is summed, and provided as the block floating-point exponent with the complex output data.



Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
 [Ref 3]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 4]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 5]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 6]

Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite.

If you are customizing and generating the core in the Vivado IP Integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 3] for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the validate bd design command in the Tcl console.

Vivado Integrated Design Environment

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 4] and the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 5].



The DFT core IDE (Integrated Design Environment) has a single page with fields to set parameter values for the particular instantiation required. This section provides a description of each field.

Component Name: The name of the core component to be instantiated. the name must begin with a letter and be composed of the following characters: a to z, 0 to 9, and "_".

Precision Options: Selects the input and output data width required.

Optimization: Selects whether the core should be optimized for resources or performance.

Optional Pins:

- CE: Selects if the core has a clock enable control pin.
- SCLR: selects if the core has a synchronous reset control pin.

Enable support of 1536 point size: Enables support for the 1536-point transform for 3GPP LTE systems. Selecting this option requires additional hardware memory resources.

Enable support of 5G point sizes: Enables support up to 3240-point transforms for 5G systems. Selecting this option requires additional hardware resources.

User Parameters

Table 4-1 shows the relationship between the fields in the Vivado® IDE (described in Vivado Integrated Design Environment) and the User Parameters (which can be viewed in the Tcl console).

Table 4-1: IDE Parameter to User Parameter Relationship

IDE Parameter	User Parameter	Default Value
Input/Output Data Width	data_width	18
Optimization	speed_optimization	Area
CE	clock_enable	False
SCLR	synchronous_clear	True
Enable 1536 point size support	support_size_1536	False
Enable 5G point size support	support_size_5G	False

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 4].



Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 6].



Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 4].



C Model

The Xilinx ® LogiCORE™ IP Discrete Fourier Transform (DFT) core has a bit-accurate C model designed for system modeling. An example MATLAB ® MEX function for MATLAB integration is also available. The C model is produced when the core is generated in the Vivado® Design Suite.

Features

- · Bit-accurate to DFT core
- Supports 64-bit Linux and 64-bit Windows platforms
- Supports all features of the DFT that affect numerical results
- Designed for integration into a larger system model
- Example of C++ code provided showing how to use the function
- MATLAB MEX function with an example script

Overview

The DFT bit-accurate C model has an interface consisting of a set of C functions that reside in a dynamic link library (shared library). Full details of the interface are given in DFT C Model Interface and an example piece of C++ code showing how to call the model is provided.

The model is also available as a MATLAB MEX function for MATLAB integration. The model is bit-accurate but not cycle-accurate, so it produces exactly the same output data as the core on a frame-by-frame basis. However, it does not model the core latency or its interface signals.

Unpacking and Model Contents

Unzipping the DFT C model ZIP file produces the files shown in Table 5-1 and Table 5-2.



Table 5-1: C Model ZIP File Contents for Linux

File	Description
dft_v4_2_bitacc_cmodel.h	Header file which defines the model API
liblp_dft_v4_2_bitacc_cmodel.so	Model shared object library
run_bitacc_cmodel.cpp	Example code calling the C model
dft_v4_2_bitacc_mex.cpp	MATLAB® MEX function source
make_dft_v4_2_mex.m	MEX function compilation script
run_dft_v4_2_mex.m	MATLAB example script to run the MEX function

Table 5-2: C Model ZIP File Contents for Windows

File	Description
dft_v4_2_bitacc_cmodel.h	Header file which defines the model API
liblp_dft_v4_2_bitacc_cmodel.dll	Model dynamically linked library
liblp_dft_v4_2_bitacc_cmodel.lib	Model object .lib file for compiling and linking
run_bitacc_cmodel.cpp	Example code calling the C model
dft_v4_2_bitacc_mex.cpp	MATLAB MEX function source
make_dft_v4_2_mex.m	MEX function compilation script
run_dft_v4_2_mex.m	MATLAB example script to run the MEX function

Installation

On Linux, ensure that the directory in which the file libIp_dft_v4_2_bitacc_cmodel.so is located is on your \$LD_LIBRARY_PATH environment variable.

On Windows, ensure that the directory in which the file libIp_dft_v4_2_bitacc_cmodel.dll is located is either on your \$PATH environment variable, or is the directory in which you run your executable that calls the DFT C model.

DFT C Model Interface

Note: An example C++ file, run_bitacc_cmodel.cpp, is included that demonstrates how to call the DFT C model. See this file for examples of using the interface described in this chapter.

The C model is used through three functions declared in the header file, dft v4 2 bitacc cmodel.h:

```
struct xilinx_ip_dft_v4_2_state*
  xilinx_ip_dft_v4_2_create_state
(
   struct xilinx_ip_dft_v4_2_generics generics
);
```



```
int xilinx_ip_dft_v4_2_bitacc_simulate
(
   struct xilinx_ip_dft_v4_2_state* state,
   struct xilinx_ip_dft_v4_2_inputs inputs,
   struct xilinx_ip_dft_v4_2_outputs* outputs
);

void xilinx_ip_dft_v4_2_destroy_state
(
   struct xilinx_ip_dft_v4_2_state* state
);
```

- 1. To use the model, first create a state structure using the first function, xilinx_ip_dft_v4_2_create_state.
- 2. Then run the model using the second function, xilinx_ip_dft_v4_2_bitacc_simulate, passing the state structure, an inputs structure, and an outputs structure to the function.
- 3. Finally, free up memory allocated for the state structure using the third function, xilinx_ip_dft_v4_2_destroy_state. Each of these functions is described fully below.

Create a State Structure

The first function, xilinx_ip_dft_v4_2_create_state, creates a new state structure for the DFT C model, allocating memory to store the state as required, and returns a pointer to that state structure. The state structure contains all the information required to define the DFT being modelled. The function is called with a structure containing the core's generics. The generics are all of the parameters that define the bit-accurate numerical performance of the core. In the current version, set up only one field in xilinx_ip_dft_v4_2_generics: C_DATA_WIDTH. It specifies the input/output and internal precision of the data in bits; the permitted range of C_DATA_WIDTH is 8 to 18 and its default value is 18. The xilinx_ip_dft_v4_2_create_state function fails with an error message and returns a NULL pointer if a generic is invalid.

Simulate the DFT Core

After a state structure has been created, it can be used as many times as required to simulate the DFT core. A simulation is run using the second function, xilinx_ip_dft_v4_2_bitacc_simulate. Call this function with the pointer to the existing state structure and structures that hold the inputs and outputs of the C model. The inputs structure members are shown in Table 5-3.



Table 5-3: Members of the Inputs Structure

Member	Туре	Description
size	int	Transform length.
n2	int	Power of 2 when size represented as size = $2^{n2} \times 3^{n3} \times 5^{n5}$.
n3	int	Power of 3 when size represented as size = $2^{n2} \times 3^{n3} \times 5^{n5}$.
n5	int	Power of 5 when size represented as size = $2^{n2} \times 3^{n3} \times 5^{n5}$.
xn_re	int*	Pointer to array of integers (fixed-point representation), real part of input data.
xn_im	int*	Pointer to array of integers (fixed-point representation), imaginary part of input data.
direction	int	Transform direction: 1 = forward DFT, 0 = inverse DFT (IDFT)

Notes:

- 1. Permitted transform lengths for the size input and the corresponding values for n2, n3, and n5 are defined in Table 3-1.
- 2. Ensure that you allocate memory for arrays in the inputs structure.
- 3. Arrays xn_re and xn_im must have at least the number of elements defined by the size input. Elements with an index greater than the size input are ignored.
- 4. Arrays xn_re and xn_im use integers to represent signed fixed point numbers. The precision is defined by the C_DATA_WIDTH generic. For example, if C_DATA_WIDTH is 18, the 18 least significant bits of integers in xn_re and xn_im represent the 18-bit fixed point numbers that form the inputs to the DFT. Other bits are ignored.

The outputs structure, a pointer to which is passed to the xilinx_ip_dft_v4_2_bitacc_simulate function, has the members shown in Table 5-4.

Table 5-4: Members of the Outputs Structure

Member	Туре	Description
xk_re	int*	Pointer to array of integers (fixed-point representation), real part of output data.
xk_im	int*	Pointer to array of integers (fixed-point representation), imaginary part of output data.
blk_exp	int	Block exponent.

Notes:

- 1. Ensure that you allocate memory for the outputs structure and for arrays in the outputs structure.
- 2. Arrays xk_re and xk_im must have at least the number of elements defined by size input.
- 3. Arrays xk_re and xk_im use integers to represent fixed point numbers. The precision is defined by the C_DATA_WIDTH generic. For example, if C_DATA_WIDTH is 18, the 18 least significant bits of integers in xk_re and xk im represent the 18-bit fixed point numbers that form the outputs of the DFT. Other bits are ignored.

If the xilinx_ip_dft_v4_2_bitacc_simulate function returns integer value 0 (zero), it completed successfully, and the outputs of the model are in the outputs structure. Table 5-5 gives a complete list of the error codes returned by the function.



Return Value	Error
0	No error
1	Undefined input data structure
2	Undefined state data structure
3	Undefined output data structure
4	Data width out of range

Table 5-5: Return Values of xilinx_ip_dft_v4_2_bitacc_simulate(...)

Destroy the State Structure

5

Finally, the state structure must be destroyed to free up memory used to store the state, using the third function, xilinx_ip_dft_v4_2_destroy_state, called with the pointer to the existing state structure. If the generics of the core need to be changed, destroy the existing state structure and create a new state structure using the new generics.

Compiling with the DFT C Model

Point size out of range

Place the header file, $dft_v4_2_bitacc_cmodel.h$, with your other header files. Compilation varies from platform to platform.

Linux

Reference the shared library file used by the model, <code>libIp_dft_v4_2_bitacc_cmodel.so</code>. Using GCC, linking is typically achieved by adding the following command line options: <code>-L.-lIp_dft_v4_2_bitacc_cmodel</code>

Note: This assumes that the shared object libraries are in the current directory. If this is not the case, the -L. option should be changed to specify the library search path to use.

On Linux, ensure that the directory in which the file, libIp_dft_v4_2_bitacc_cmodel.so is located is on your \$LD_LIBRARY_PATH environment variable. Here is an example GCC command line:

```
gcc -x c++ run_bitacc_cmodel.cpp -o run_bitacc_cmodel -L.
-lIp_dft_v4_2_bitacc_cmodel
```

Windows

In Windows you must include dft_v4_2_bitacc_cmodel.h at compile time, link against libIp_dft_v4_2_bitacc_cmodel.lib and run against the dynamic link library libIp_dft_v4_2_bitacc_cmodel.dll.



For example, for Microsoft Visual Studio, ensure that:

- The include file, dft_v4_2_bitacc_cmodel.h, is specified in Project Properties, under Configuration Properties > C/C++ > Preprocessor > General.
- The link library, libIp_dft_v4_2_bitacc_cmodel.lib, is specified under Configuration Properties > Linker > Input > Additional Dependencies. Also, under Configuration Properties > Linker > General > Additional Library Directories, specify the location of libIp_dft_v4_2_bitacc_cmodel.lib.
- The location of the dynamic link library, libIp_dft_v4_2_bitacc_cmodel.dll, is on your path or in your working directory. If the latter, the working directory can be specified under **Configuration Properties > Debugging > Working Directory**.

DFT MATLAB MEX Function

To use the DFT C model in MATLAB ®, a MEX file must be generated. A MATLAB script to build the MEX wrapper is provided:

```
make_dft_v4_2_mex.m
```

This script compiles a C++ MEX function using dft_v4_2_mex.cpp into a MEX file that can be used for simulation. An example script is provided to call the MEX function:

```
run dft v4 2 mex.m
```

The function call from MATLAB for the model is:

```
[result_array,block_exponent] = ...
dft_v4_2_bitacc_mex(input_array, n2, n3, n5, fwdinv, precision)
```

The last two parameters are optional and can be omitted. If not specified, they default to 0 (inverse transform) for fwdinv and 18 bits for precision. The input and result arrays are complex double precision arrays and block exponent is an integer.



Migrating and Upgrading

This appendix contains information about upgrading to a more recent version of the IP core. Important details (where applicable) about any port changes and other impact to user logic are included.

Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado® Design Suite.

Parameter Changes

There are no parameter changes between versions 4.1 and 4.2.

Port Changes

There are no port changes between versions 4.1 and 4.2.

Other Changes

Additional Point Sizes

A number of additional point sizes are supported in version 4.2, and are accessed by setting the SIZE parameter to values greater than 35 decimal. Values above 35 previously aliased to the 12-point transform. In the unlikely event that a design relied on this aliasing behavior, the design selects a different point size following the upgrade to version 4.2.

As noted in Input and Output Timing, the 20-, 40-, and 80-point transforms do not allow overlapping of input and output due to the implementation of the radix-5 stage. Throughput relative to other similar point sizes is reduced.



Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the Discrete Fourier Transform, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the Discrete Fourier Transform. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Xilinx® Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- · Summary of the issue encountered



A filter search is available after results are returned to further target the results.

Master Answer Record for the Discrete Fourier Transform

AR: 54475

Technical Support

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Debug Tools

There are tools available to address Discrete Fourier Transform design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 8].

C Model Reference


See *Chapter 5, C Model* in this guide for tips and instructions for using the provided C Model files to debug your design.





Simulation Debug

The simulation debug flow for Mentor Graphics Questa Simulator (QuestaSim) is illustrated in Figure B-1. A similar approach can be used with other simulators.



X21202-071918

Figure B-1: QuestaSim Debug Flow Chart



Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

References

These documents provide supplemental material useful with this product guide:

- 3GPP TS 36.211 v8.0.0 (2007-2009) Physical channels and modulation (https://portal.3gpp.org/desktopmodules/Specifications/ SpecificationDetails.aspx?specificationId=2425)
- 2. 3GPP TS 38.211 v15.7.0 (2019) Physical channels and modulation, 4.4 Physical resources (https://portal.3gpp.org/desktopmodules/Specifications/
 SpecificationDetails.aspx?specificationId=3213)
- 3. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 4. Vivado Design Suite User Guide: Designing with IP (UG896)
- 5. Vivado Design Suite User Guide: Getting Started (UG910)
- 6. Vivado Design Suite User Guide Logic Simulation (UG900)
- 7. ISE® to Vivado Design Suite Migration Guide (UG911)
- 8. Vivado Design Suite User Guide: Programming and Debugging (UG908)



Revision History

The following table shows the revision history for this document.

Section	Revision Summary	
12/10/2020 Version 4.2		
General updates	Added Versal ACAP support.	
07,	/08/2020 Version 4.2	
General updates	Added 3GPP 5G-New Radio (5G-NR) support.	
Table 3-1	Added new column.	
11,	/14/2018 Version 4.1	
Table 3-1	• Added support for point sizes 4, 8, 16, 20, 32, 40, 64, 80, 128, and 256.	
Appendix A, Additional Point Sizes		
11,	/18/2015 Version 4.0	
General updates	UltraScale+ device support added.	
04,	/02/2014 Version 4.0	
General updates	Added link to resource utilization figures.	
Table 4-1	Added User Parameter table.	
12,	/18/2013 Version 4.0	
General updates	Revision number advanced to 4.0 to align with core version number.	
	• Added UltraScale™ architecture support.	
	Template updated.	
03,	/20/2013 Version 1.0	
N/A	Initial release as a Product Guide; replaces DS615 and UG484. No other documentation changes.	

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be





fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

© Copyright 2013–2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.