

#### **COMPUTER ORGANIZATION**


Lecture 9 – Part2 Pipeline Datapath

2025 Spring

This PowerPoint is for internal use only at Southern University of Science and Technology. Please do not repost it on other platforms without permission from the instructor.




## **RISC-V Pipelined Datapath**





## Pipeline registers

- Need registers between stages
  - To hold information produced in previous cycle






## **Pipeline Operation**

- Cycle-by-cycle flow of instructions through the pipelined datapath
- "Single-clock-cycle" pipeline diagram
  - Shows pipeline usage in a single cycle
  - Highlight resources used
- c.f. "multi-clock-cycle" diagram
  - Graph of operation over time



## Multi-Cycle Pipeline Diagram








## Single-Cycle Pipeline Diagram


- State of pipeline in a given cycle
  - We'll look at "single-clock-cycle" diagrams for load & store

١	add x14, x5, x6	lw x13, 48(x1)	add x12, x3, x4	sub x11, x2, x3	lw x10, 40(x1)	
	Instruction fetch	Instruction decode	Execution	Memory	Write-back	






## IF for Load, Store, ...






## ID for Load, Store, ...






## **EX for Load**








#### **MEM** for Load






#### **WB** for Load






# **Corrected Datapath for Load**






#### **EX for Store**








## **MEM for Store**






#### **WB** for Store






## **Pipelined Control (Simplified)**






## **Pipelined Control**

- Control signals derived from instruction
  - As in single-cycle implementation





# **Pipelined Control**





#### **Data Hazards in ALU Instructions**


Consider this sequence:


```
sub x2, x1,x3
and x12,x2,x5
or x13,x6,x2
add x14,x2,x2
sd x15,100(x2)
```

- We can resolve hazards with forwarding
  - How do we detect when to forward?



## **Dependencies & Forwarding**








## **Detecting the Need to Forward**

- Pass register numbers along pipeline
  - e.g., ID/EX.RegisterRs1 = register number for Rs1 sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs1, ID/EX.RegisterRs2
- Data hazards when
  - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
  - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2
  - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
  - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2






## **Detecting the Need to Forward**

- But only if forwarding instruction will write to a register!
  - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not x0
  - EX/MEM.RegisterRd ≠ 0, MEM/WB.RegisterRd ≠ 0



# **Forwarding Paths**





## **Forwarding Conditions**

#### EX hazard

- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs1))
  - ForwardA = 10
- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)and (EX/MEM.RegisterRd = ID/EX.RegisterRs2))
  - ForwardB = 10
- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0)and (MEM/WB.RegisterRd = ID/EX.RegisterRs1))
    - ForwardA = 01
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0)and (MEM/WB.RegisterRd = ID/EX.RegisterRs2))
    - ForwardB = 01