How to write the DarkRISCV on FPGA FLASH!

Before start...


- You need install Xilinx ISE 14.7
- You need install Vivado 2018.2 or better, in order to use modern JTAG device drivers (i.e. we will use Vivado drivers on ISE/iMPACT)
- A board with Xilinx FPGA + FLASH
- A JTAG adapter compatible w/ Xilinx tools

Extra tips before start...

- Xilinx ISE/iMPACT is hard to make work on Windows, to the Linux version is recommended... case you have no Linux, you can use WSL1 on Windows.
- Vivado works correctly on both Windows and Linux.
- Identify the FLASH model and size before start, because you will need such information ahead!


ISE/Vivado Environments

- Start two separated terminals and load the environment scripts for ISE (1) and Vivado (2) separately in each terminal
- Start the "hw_server" on the Vivado terminal and keep it running...




Preparing the FPGA image

- Start ISE w/ "ise"
 command on the ISE
 terminal, open your
 project on "File/Open
 Project" (1), click w/
 left button on
 "Generate
 Programming File" (2)
 and click on "Run" (3)
- ISE will build your FPGA image...




Preparing the FLASH image

- After ISE concludes the FPGA build, open the option "Configure Target Device" and double-click on "Generate Target PROM" (1).
- It will open iMPACT, select "Create PROM File" (2)




Preparing the FLASH image

 Select "Configure Single FPGA"(1), select storage size, in this case 128Mbit (2), select the output name "darksocv.mcs" (3), the output path (4) and set the nonconfiguration files to "Yes" (5)




Preparing the FLASH image

 Just click ok for the Revision 0 (1) and select the FPGA boot image (2), in this case, the darksocv.bit that we generated before



Preparing the RISC-V image


 Click on "No" to not add other boot FPGAs (1), click "Yes" to proceed to add data files (2), enter the data file start address (3), in this case 100000 means 1M and select the data file (4), in this case the darksocv.mem RISC-V image.



Adding extra stuff (files, filesystem, etc)


• You can continuously click "Yes" to proceed to add more data files (1), incrementing the start address (2), selecting the file (3), etc...

 Case you need no more files, click "No" (4)




FLASH Summary

• The tool will generate a summary, in a way you can review the file and offsets on the flash... case everything is ok, click "OK" (1) and double-click on "Generate File" (2) to generate the MCS file!



Adding the JTAG adapter...

- Double-click on "Boundary Scan" (1), right click on blank space to open the menu (2) and select "Cable Setup (3).
- Select "HW Server" (4) to use the Vivado server and click "OK" (5), the Console must show "Connection established" (6)




Cable Communication Setup

Communication Mode


Adding the FPGA on the JTAG chain

Right click on blank area to open the menu (1) and select "Initialize Chain" (2), it will automatically identify the FPGA (3) and ask about a FPGA image, click "Yes" (4) and select the FPGA image that you generated moments before (5)




Adding the FLASH on the JTAG chain

- The tool will ask about the FLASH, click "Yes" (1) and select the MCS file that you generated before (2)
- The tool will ask about the FLASH model (3), select the correct model and click "OK" (4)




Adding the FLASH on the JTAG chain

- The tool will ask about how to program the device, uncheck the "Verify" option (1) in order to make it work faster!
- You can also select to load the assigned bitstream after programming, also to make it faster (2)



Programming the FLASH!

- Right click on the FLASH (1) to open the menu and click on "Program" (2).
- The tool will take a while to erase and program the FLASH (3)...
- When the tool is ready, it will show "Program Succeeded" (4)



Checking the results...

- You can keep a terminal attached all time, so you can check before and after the programming...
- Just in case, reset or power cycle your board and check the compilation dates and good lucky!

```
Before: Nov 2021
                                                                                       After: Jul 2023
                                                                Welcome to DarkRISCV!
          rrrrrrrrrrrrr
               VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV

                                                                TTTTTTTTTTTTTTTT
                                                                                TTTTTTTTTTTTTTTTTT
TTTTTTTTTTTTTTT
                                                                TTTTTTTTTTTTTTTTTT
\mathbf{v}_{\mathbf{v}}
                                                                TTTTTTTTTTTTTTTTTT
                                                                                 vvvvvvvvvvvvvvvvvvvvvvvvvv
             TTTTTTTTTTTTTTTT
                                rr
                                                                TITTITTTTTT
                                                                               VVVVVVVVVVVVVVVVVVVVV
rrrr
                               rrrr
                                                                             rrrrrr
                             rrrrrr
                                                                rr
                                                                          VVVVVVVVVVVVVVVVVVVVVVVVVVVV
rrrrrrr
                                                                rrrr
                           rrrrrrrrr
                                                                rrrrrr
                                                                                              rrrrrr
                                                                         rrrrrrrrrrrr
                                                                rrrrrrrr
                                                                                            rrrrrrr
                                                                          rrrrrrrrr
                                                                                           rrrrrrrrr
                                                                                         rrrrrrrrrr
                                                                TTTTTTTTTTTTT
                                                                TTTTTTTTTTTTTTTT
                                                                TTTTTTTTTTTTTTTTTTT
     INSTRUCTION SETS WANT TO BE FREE
                                                                INSTRUCTION SETS WANT TO BE FREE
|boot0: text@0 data@6904 stack@8192 (1288 bytes free)|
board: avnet microboard 1x9 (id=1)
                                                                board: avnet microboard lx9 (id=1)
build: Sat, 06 Nov 2021 14:57:50 -0300 for rv32e -
                                                                build: Fri, 21 Jul 2023 02:32:05 -0300 for rv32e 🔷
core0/thread0: darkriscv@100.0MHz rv32e+MAC
                                                                core0: darkriscv@100MHz w/ rv32e
|uart0: 115200 bps (div=868)|
                                                                bram0: text0334+2338 data02672+772 stack04096
timr0: frequency=1000000Hz (io.timer=99)
                                                                bram0: 652 bytes free
mtvec: handler@0138, enabling interrupts...
                                                                uart0: 115.2kbps (div=868)
mtvec: interrupts enabled!
                                                                timr0: 1000000Hz (div=99)
Welcome to DarkRISCV!
                                                                Welcome to DarkRISCV!
```