

TSNA (ETHA) (R-Switch-3 TSN Ethernet Agent)

Document number: 0.50 Date of issue: 2025/02/18

- This document and contents shall be strictly managed for all document users and used for specific/limited purpose only, issued under NDA between Renesas Electronics and the company of this document holders
- Under development
- Preliminary document
 Specification in this document are tentative and subject to change
- Renesas Electronics Confidential issued under NDA

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published on Renesas Electronics home page.

Notice

- 1.Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3.Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of information of product data, diagrams, tables, programs, algorithms or application circuit example etc. described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5.Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. Please note that Renesas Electronics shall not be responsible for any damage if products are not used as per the various conditions stated in this manual, due to resale by customer etc.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Note 1. "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- Note 2. "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(2012.4)

General precautions for handling of product

The following notes are applicable to entire CBIC with CPU core. For detailed usage notes, refer to the relevant sections of the manual. If the description under General precautions and in the body of the manual differs from each other, the description in the body of the manual takes precedence.

- 1. Handling of Unused Pins Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flow internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited.
- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Regarding Clock

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized. When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

Table of Contents

Front Co	over	1
Table of	Contents	4
1. Over	rview	6
1.1	Features	6
1.2	TSN agent block diagram	
2. Para	meter list	8
3. Regi	ister	12
3.1	Register attributes	12
3.2	Register list	13
3.3	Register detailed explanation	16
3.3.1	TSNA Function registers	16
3.3.2	2 TSNA Counter registers	78
3.3.3	3 TSNA Interrupt registers	101
3.3.4	TSNA Security registers	119
4. Regi	ister utilization	125
4.1	Operation Modes	125
4.1.1	Operation mode transitions	126
4.2	Software flows	128
4.2.1	Software flow legend	128
4.2.2	2 Mode transition flow	129
4.2.3	Reset flow	130
4.2.4	Initialization flow	131
4.2.5	5 Reinitialization flow	132
4.2.6	TAS RAM reset flow	133
4.2.7	CBS q setting flow (q=0 FRM_PRIO_N-1)	134
4.2.8	CBS q disabling flow (q=0 FRM_PRIO_N-1)	135
4.2.9	TAS setting flow	136
4.2.1	10 TAS disabling flow	137
4.2.1	11 TAS enabling flow	138
4.2.1	12 TAS entry i learn flow	139
4.2.1	TAS entry i read flow	140
4.2.1	14 Interrupt handling flow	141
4.2.1	15 Called software flows	142

	4.2.16	Register writable without software flow	143
5.	Functio	nal details	144
Ę	5.1 D	ata Transmission	144
	5.1.1	Descriptor store	145
	5.1.2	L2/L3 update	146
	5.1.3	Frame size check	146
	5.1.4	Cut-through	147
	5.1.5	CBS (Credit-based shaper) [802.1Qav]	148
	5.1.6	TAS (Time Aware Shaper) [802.1Qbv]	149
	5.1.7	TX data fetch	168
	5.1.8	RMAC TX interface control	169
5	5.2 D	rata reception	
	5.2.1	RX data store	171
6.	Precau	tions	174
6	6.1 P	recautions	174
6	6.2 R	estrictions (Including known problems)	174
Do	ak Cayor		175

1. Overview

The TSN agent consists of an agent interface module to allowing communication within the Rswitch. It handles the data exchange between the Rswitch and an Ethernet PHY.

1.1 Features

TSN agent Features are described Table 1-1.

Table 1-1 TSN agent Feature List

Function		Details		
	Clock/Reset interface	Clock/Reset interface [TOP]		
	Switch mode	Interface to receive the switch mode [FWD]		
	Pause interface (PAUSE)	Interface to pause TX queues [COMA]		
	»MII	MII, GMII, USXGMII		
	xMII	10Mbps, 100Mbps, 1Gbps, 2.5Gbps, 5Gbps,10Gbps [RMAC]		
	SFR interface	Interface to access TSNA(ETHA) SFRs [COMA]		
la taufa a a	Interrupts	TSNA interrupt to CPU		
Interfaces	Fabric interface	Interface to communicate with the data, TAG and pointer RAM [FAB].		
	Descriptor bus	Interface to receive frame information to send them to CPU [FWD].		
	L2/L3 update bus	Interface to fetch the frame routing information [FWD].		
	BP Request	Interface to receive BPs to store frames in the data, TAG and pointer RAM [COMA].		
	BP Release	Interface to release the BPs that has been used [COMA].		
	TX Timestamp Capture interface	Interface to send TX timestamps to CPU [RMAC].		
	RAM interfaces	Interface to communication with RAMs [TOP]		
	Ethaniat France	Corresponds to the IEEE 802.3, 802.1Q and 802.1CB standards [802.3] [802.1Q]		
Data	Ethernet Frames	[802.1CB].		
provision	Deparintors	Local Ethernet Descriptor (TSNA to Forwarding engine)		
	Descriptors	Forwarding descriptor (Forwarding engine to TSNA)		



1.2 TSN agent block diagram

Fig 1.1 shows TSN agent block diagram.




Fig 1.1: TSN agent Block diagram

Table 1-2 TSN agent Functional Blocks

Block name	Function
RX data store Transmits frames from RMAC to the local RAM	
TX data fetch	Transmits frame from local RAM to RMAC
Cut-through	Receives cut-through descriptors from the forwarding engine
Descriptor store	Receives the descriptors from forwarding engine and controls the priority
	between descriptors
L2/L3 update	Fetches L2/L3 update information
Frame time	Calculate the frame time for TAS scheduling
Frame size check	Check the frame size
Descriptor reject	Reject descriptors
TX shaper	Shapes the traffic on TX side
RMAC Mac interface [RMAC]	
SFRs TSNA SFRs	

2. Parameter list

TSN agent global parameter list is shown in Table 2-1.

TSN agent local parameter list is shown in Table 2-2

Table 2-1 Global parameter list

Parameter Name	RSW3	Explanation	
	Values		
SFRs			
DARRE NEE TONA	0400/4	Number of addresses used by TSNA	
PADDR_NBR_TSNA	8192/4	SFRs	
My port number			
		My port number	
MY_PORT_N	0-12 for	Refer to Fabric specification to know an	
	TSNA0-12	agent port number [FAB].	
Port Number			
PORT_TSNA_N	13	TSN Agent number [TSNA]	
PORT_GWCA_N	2	CPU Agent number [GWCA]	
Local RAM			
LCL_RAM_SZ	1024	Local RAM size in Kbytes	
		Local RAM block size (A pointer will	
LCL_RAM_BSZ	128	always link to a LOCAL_RAM_BSZ byte	
		block size in the local RAM)	
	512	Local RAM data width	
LCL_RAM_DW_FAB		(on the mfab IF)	
Frame			
FRM_TPL_W	16	Frame TPL (Total payload length) width	
FRM_PRIO_N	8	Priority number handled by GWCA	
FRM_VCTRL_W	3	Frame VLAN control width	
Forwarding			
LTH_RRULE_N	2048	Layer 3 rule number	
gPTP timer			
		gPTP timer number connected to the	
PTP_TN	2	switch	
Counter			
COUNT_LOW_W	32	Low size counter width	
COUNT_MED_W	32	Medium size counter width	
COUNT_HIGH_W	COUNT_HIGH_W 64 High size		
Flow Control			
PAS_LVL_N	2	Pause level	
Cut-through			



Parameter Name	RSW3 Values	Explanation
CT_CRULE_N	8	Cut-through rule number
CT_DESCR_N	8	Cut-through descriptor number
Descriptor RAM		
DES_RAM_DP	2048	Descriptor RAM depth
TAS RAM		
TAS_RAM_DP	256	TAS RAM depth

Table 2-2 Local parameter list

	DOWO			
Parameter Name	RSW3 Values	Explanation		
SFRs	values			
SFRS		Number of addresses used by TSNA		
PADDR_NBR_TSNA_W	11	SFRs bus width		
Port Number		Of ICS bus within		
	45	Dort number on the quiteb		
PORT_N	15	Port number on the switch		
PORT_W	4	Port number on the switch bus width		
		Number of time critical ports on the		
PORT_TIME_N	13	switch (plugged to the Fabric time arbiter		
		[FAB])		
PORT_TIME_W	2	Number of time critical ports on the		
TORT_TIME_VV		switch bus width		
Local RAM				
LCL_PTR_N	8192	Pointer number to address local RAM		
LCL_PTR_W	13	Pointer width		
LCL_RAM_AW	16	Local RAM address width		
		Local RAM data width		
LCL_RAM_DW_FAB	512	(on the mfab IF)		
	14	Local RAM address width		
LCL_RAM_AW_FAB		(on the mfab IF)		
	6	Local RAM data size width		
LCL_DATA_SIZE_FAB		(on the mfab IF)		
Forwarding				
LTH_RRULE_W	11	Layer 3 table rule number bus width		
Frame				
FRM_TIME_W	26	Frame time in ns bus width		
FRM_PRIO_W	3	Priority width		
FRM_MTN_W	5	Frame multicast number width		
		Number of priorities including cut-		
FRM_TPRIO_N	9	through		
		Number of priorities including cut-		
FRM_TPRIO_W	4	through bus width		
gPTP timer				
PTP TN W	1	gPTP Timer number width		
Cut-through		3		
CT_CRULE_W	3	Cut-through rule number bus width		
JO.KOLL_VV		-		
CT_DESCR_W1	4	Cut-through descriptor number +1 bus width		
CT MTN N	10			
CT_MTN_N	18	Cut-through multicast number		
CT_MTN_W 4		Cut-through multicast number bus width		



Parameter Name	RSW3 Values	Explanation	
Descriptor RAM			
DES_RAM_AW	11	Descriptor RAM address width	
DES_RAM_AW1	12	Descriptor RAM address width	
DES_RAM_DW	72	Descriptor RAM Data Width	
TAS RAM			
TAS_RAM_AW	8	Timestamp RAM address width	

3. Register

3.1 Register attributes

The register attribute defines what kind of access a register supports. Per one register, there are always two attributes, a register access attribute which define what kind of accesses a register supports and, a register security attribute which define what accesses can perform the unsecure APB [APB] in the register access attribute depending on the security setting in security registers.

"Representation of register access attributes " describes register access attributes and "Representation of register security attributes" describes register security attributes. Attributes are given to a register field in Register detailed explanation section by specifying the attribute symbols in the R/W-P column.

Table 3-1: Register access attributes

O make al	Manadan	Impact on accesses		
Symbol	Meaning	Write access	Read access	
RW	Read write	Write value is written	Written value is read	
R!=W	Read different than write	Write access happens	Read value differs from written value	
R	Read only	Write value is ignored	Read access happens	
R0	Only Read 0	Write value is ignored	Always read '0'	
R1	Only Read 1	Write value is ignored	Always read '1'	
R0W	Read 0 write	Write access happens	Always read as '0'	
R1W	Read 1 write	Write access happens	Always read as '1'	
RC	Read clear	Write value is ignored	Read access happens Read access clears the register	

Table 3-2: Register security attributes (For R-Car products only)

O make al	Meaning	Impact on accesses			
Symbol		Write access	Read access		
U	Unprotected	Write access happens for unsecure APB	Read access happens for unsecure APB		
Р	Protected	A security register should be set to authorize write access by the unsecure APB.	A security register should be set to authorize read access by the unsecure APB		
RU	Read-Unprotected	Write value ignored for unsecure APB	Read access happens for unsecure APB		
RP	Read protected	Write value ignored for unsecure APB	A security register should be set to authorize read access by the unsecure APB		
D	Duplicated	Write access happens for unsecure APB to a duplicated and independent register	Read access happens for unsecure APB to a duplicated and independent register		
F	Forbidden	Write value ignored for unsecure APB	Read value ignored for unsecure APB		
S	Switch	A security register should be set to authorize write access by the unsecure APB. A security register should be set to unauthorize write access by the secure APB.	A security register should be set to authorize read access by the unsecure APB		

3.2 Register list

The TSNA register list is described in Table 3-3. TARO (TSN Agent Register Offset) indicates base address of address space allocated to TSNA by the system. TSNA uses only the 13-lower address bits. All registers representations are done with the default values of the section 2. If the TSNA is not use with default parameters, it should be taken in account by the user while reading the SFR representation.

Access Mode:

- Any: Register can be accessed in any mode.
- D: Register can be accessed in DISABLE mode
- C: Register can be accessed in CONFIG mode
- O: Register can be accessed in OPERATION mode

Notes:

- All registers can be read in any mode.
- A register can have two addresses. The address preceded by "E:" correspond to an emulation address which allows to read a register without modifying its content.

Table 3-3: List of TSNA registers

Offset/Address	Register name	Abbreviation	Write Access Mode
TARO + 0000H	Ethernet Agent Mode Configuration	EAMC	Any
TARO + 0004H	Ethernet Agent Mode Status	EAMS	
TARO + 0008H	Ethernet Agent TX Descriptor RAM Configuration	EATDRC	С
TARO + 0010H	Ethernet Agent IPV Remapping Configuration	EAIRC	С
TARO + 0014H	Ethernet Agent TX Descriptor Queue Security Configuration	EATDQSC	C, O
TARO + 0018H	Ethernet Agent TX Descriptor Queue Configuration	EATDQC	0
TARO + 001CH	Ethernet Agent TX Descriptor Queue Arbitration Configuration	EATDQAC	С
TARO + 0020H	Ethernet Agent TX Pre-Emption Configuration	EATPEC	С
TARO + 0040H + 4H*q	Ethernet Agent Transmission Maximum Frame Size Configuration q (q=0 FRM_PRIO_N-1)	EATMFSCq	C, O
TARO + 0060H + 4H*q	Ethernet Agent Transmission Descriptor Queue Depth Configuration q (q=0 FRM_PRIO_N-1)	EATDQDCq	С
TARO + 0080H + 4H*q	Ethernet Agent Transmission Descriptor Queue q Monitoring (q=0 FRM_PRIO_N-1)	EATDQMq	
TARO + 00A0H + 4H*q E: TARO + 00C0H + 4H*q	Ethernet Agent Transmission Descriptor Queue q Max Level Monitoring (q=0 FRM_PRIO_N-1)	EATDQMLMq	
TARO + 0100H	Ethernet Agent Cut-Through Queue Configuration	EACTQC	С
TARO + 0104H	Ethernet Agent Cut-Through Descriptor Queue Depth Configuration	EACTDQDC	С
TARO + 0108H	Ethernet Agent Cut-Through Descriptor Queue Monitoring	EACTDQM	
TARO + 010CH E: TARO + 0110H	Ethernet Agent Cut-Through Descriptor Queue Max Level Monitoring	EACTDQMLM	
TARO + 0130H	Ethernet Agent VLAN Control Configuration	EAVCC	С
TARO + 0134H	Ethernet Agent VLAN TAG Configuration	EAVTC	С
TARO + 0138H	Ethernet Agent Reception TAG Filtering Configuration	EARTFC	С
TARO + 013CH	Ethernet Agent ChecKSum Configuration	EACKSC	С
TARO + 0200H	Ethernet Agent CBS Admin Enable Configuration	EACAEC	C, O
TARO + 0204H	Ethernet Agent CBS Configuration	EACC	C, O
TARO + 0220H + 4H*q	Ethernet Agent CBS Admin Increment Value Configuration q (q=0 FRM_PRIO_N-1)	EACAIVCq	C, O
TARO + 0240H + 4H*q	Ethernet Agent CBS Admin Upper Limit Configuration q (q=0 FRM_PRIO_N-1)	EACAULCq	C, O



Offset/Address	Register name	Abbreviation	Write Access Mode
TARO + 0260H	Ethernet Agent CBS Oper Enable Monitoring	EACOEM	
TARO + 0280H + 4H*q	Ethernet Agent CBS Oper Increment Value Monitoring q (q=0 FRM_PRIO_N-1)	EACOIVMq	
TARO + 02A0H + 4H*q	Ethernet Agent CBS Oper Upper Limit Monitoring q (q=0 FRM_PRIO_N-1)	EACOULMq	
TARO + 02C0H	Ethernet Agent CBS Gate State Monitoring	EACGSM	
TARO + 0300H	Ethernet Agent TAS Configuration	EATASC	C, O
TARO + 0304H	Ethernet Agent TAS Initial Gate State Configuration	EATASIGSC	C, O
TARO + 0320H + 4H*q	Ethernet Agent TAS Entry Number Configuration q (q=0FRM_PRIO_N)	EATASENCq	C, O
TARO + 0340H	Ethernet Agent TAS Cut-Through Entry Number Configuration	EATASCTENC	C, O
TARO + 0360H + 4H*q	Ethernet Agent TAS Entry Number Monitoring q (q=0FRM_PRIO_N)	EATASENMq	C, O
TARO + 0380H	Ethernet Agent TAS Cut-Through Entry Number Monitoring	EATASCTENM	C, O
TARO + 03A0H	Ethernet Agent TAS Cycle Start Time Configuration 0	EATASCSTC0	C, O
TARO + 03A4H	Ethernet Agent TAS Cycle Start Time Configuration 1	EATASCSTC1	C, O
TARO + 03A8H	Ethernet Agent TAS Cycle Start Time Monitoring 0	EATASCSTM0	C, O
TARO + 03ACH	Ethernet Agent TAS Cycle Start Time Monitoring 1	EATASCSTM1	C, O
TARO + 03B0H	Ethernet Agent TAS Cycle Time Configuration	EATASCTC	C, O
TARO + 03B4H	Ethernet Agent TAS Cycle Time Monitoring	EATASCTM	C, O
TARO + 03C0H	Ethernet Agent TAS Gate Learn 0	EATASGL0	C, O
TARO + 03C4H	Ethernet Agent TAS Gate Learn 1	EATASGL1	C, O
TARO + 03C8H	Ethernet Agent TAS Gate Learn Result	EATASGLR	
TARO + 03D0H	Ethernet Agent TAS Gate Read	EATASGR	C, O
TARO + 03D4H	Ethernet Agent TAS Gate Read Result	EATASGRR	
TARO + 03E0H	Ethernet Agent TAS Hardware Calibration Configuration	EATASHCC	С
TARO + 03E4H	Ethernet Agent TAS RAM Initialization Register Monitoring	EATASRIRM	C, O
TARO + 03E8H	Ethernet Agent TAS Status Monitoring	EATASSM	
TARO + 0400H			
E: TARO + 0480H	Ethernet Agent Switch Minimum Frame Size Error CouNter	EAUSMFSECN	
TARO + 0404H	Fil A TAO Fil F . O . Nr.	FATEFON	
E: TARO + 0484H	Ethernet Agent TAG Filtering Error CouNter	EATFECN	
TARO + 0408H	Filh and A and France Circ France Con Allers	FAFOFON	
E: TARO + 0488H	Ethernet Agent Frame Size Error CouNter	EAFSECN	
TARO + 040CH	Ethornot Agent Descriptor Queue Querflow France Could library	EADOOFCN	
E: TARO + 048CH	Ethernet Agent Descriptor Queue Overflow Error CouNter	EADQOECN	
TARO + 0410H	Ethernet Agent Descriptor Queue Security Error Couldter	ENDOSEON	
E: TARO + 0490H	Ethernet Agent Descriptor Queue Security Error CouNter	EADQSECN	
TARO + 0414H	Ethernet Agent ChecKSum Error CouNter	EACKSECN	
E: TARO + 0494H	Ethernet Agent Onechount Endr Counter	LACKSECIN	
TARO + 047CH	Ethernet Agent Lost Descriptor Country	EALDON	
E: TARO + 04FCH	Ethernet Agent Lost Descriptor CouNter	EALDCN	
TARO + 0500H	Ethernet Agent Error Interrupt Status 0	EAEIS0	C, O, D
TARO + 0504H	Ethernet Agent Error Interrupt Enable 0	EAEIE0	C, O, D
TARO + 0508H	Ethernet Agent Error Interrupt Disable 0	EAEID0	C, O, D
TARO + 0510H	Ethernet Agent Error Interrupt Status 1	EAEIS1	C, O, D
TARO + 0514H	Ethernet Agent Error Interrupt Enable 1	EAEIE1	C, O, D
TARO + 0518H	Ethernet Agent Error Interrupt Disable 1	EAEID1	C, O, D
TARO + 0520H	Ethernet Agent Error Interrupt Status 2	EAEIS2	C, O, D
TARO + 0524H	Ethernet Agent Error Interrupt Enable 2	EAEIE2	C, O, D



			Write
Offset/Address	Register name	Abbreviation	Access
0110007 tudi 000	rogists. Italia	, and a strainers	Mode
TARO + 0528H	Ethernet Agent Error Interrupt Disable 2	EAEID2	C, O, D
TARO + 0580H	Ethernet Agent Security Configuration Register	EASCR	C, O
TARO + 0600H	Ethernet Agent Ingress C-TAG DEI 0 Remapping Configuration	EAICD0RC	C, O, D
TARO + 0604H	Ethernet Agent Ingress C-TAG DEI 1 Remapping Configuration	EAICD1RC	C, O, D
TARO + 0608H	Ethernet Agent Ingress S-TAG DEI 0 Remapping Configuration	EAISD0RC	C, O, D
TARO + 060CH	Ethernet Agent Ingress S-TAG DEI 1 Remapping Configuration	EAISD1RC	C, O, D
TARO + 0610H	Ethernet Agent Egress C-TAG DEI 0 Remapping Configuration	EAECD0RC	C, O, D
TARO + 0614H	Ethernet Agent Egress C-TAG DEI 1 Remapping Configuration	EAECD1RC	C, O, D
TARO + 0618H	Ethernet Agent Egress S-TAG DEI 0 Remapping Configuration	EAESD0RC	C, O, D
TARO + 061CH	Ethernet Agent Egress S-TAG DEI 1 Remapping Configuration	EAESD1RC	C, O, D
TARO + 0700H			
E: TARO + 0780H	Ethernet Agent Received Frame CouNter E-frame per Octets 0	EARFCNEO0	
TARO + 0704H			
E: TARO + 0784H	Ethernet Agent Received Frame CouNter E-frame per Octets 1	EARFCNEO1	
TARO + 0708H		5.550.150s	
E: TARO + 0788H	Ethernet Agent Received Frame CouNter E-frame per Octets 2	EARFCNEO2	
TARO + 070CH	File and Assat Book of France Coulding Fifther a confidence of the Country of the	EADEONEOG	
E: TARO + 078CH	Ethernet Agent Received Frame CouNter E-frame per Octets 3	EARFCNEO3	
TARO + 0710H	Ethernet Agent Received Frame Country E frame nor Octobe 4	EAREONEO4	
E: TARO + 0790H	Ethernet Agent Received Frame CouNter E-frame per Octets 4	EARFCNEO4	
TARO + 0714H	Ethernet Agent Received Frame CouNter E-frame per Octets 5	EARFCNEO5	
E: TARO + 0794H	Ethernet Agent Received Frame Counter E-hame per Octets 3	LAKI CINEOS	
TARO + 0718H	Ethernet Agent Received Frame CouNter E-frame per Octets 6	EARFCNEO6	
E: TARO + 0798H	Ethomot / gont / coorvou / famo courter E mame per coccio o	E/IIII OIVEOO	
TARO + 071CH	Ethernet Agent Received Frame CouNter P-frame per Octets 0	EARFCNPO0	
E: TARO + 079CH	Zulomot / igont / todor/od / ramo oddritor / mamo por oddito o	27 11 11 00	
TARO + 0720H	Ethernet Agent Received Frame CouNter P-frame per Octets 1	EARFCNPO1	
E: TARO + 07A0H			
TARO + 0724H	Ethernet Agent Received Frame CouNter P-frame per Octets 2	EARFCNPO2	
E: TARO + 07A4H	,		
TARO + 0728H	Ethernet Agent Received Frame CouNter P-frame per Octets 3	EARFCNPO3	
E: TARO + 07A8H	-		
TARO + 072CH	Ethernet Agent Received Frame CouNter P-frame per Octets 4	EARFCNPO4	
E: TARO + 07ACH			
TARO + 0730H	Ethernet Agent Received Frame CouNter P-frame per Octets 5	EARFCNPO5	
E: TARO + 07B0H			
TARO + 0734H	Ethernet Agent Received Frame CouNter P-frame per Octets 6	EARFCNPO6	
E: TARO + 07B4H		+	
TARO + 0740H + 4H*q	Ethernet Agent Descriptor Queue Overflow Error CouNter Priority q (q=0FRM_PRIO_N-1)	EADQOECNPq	
E: TARO + 07C0H + 4H*q		EADOOECNIC	
TARO + 0760H	Ethernet Agent Descriptor Queue Overflow Error CouNter Cut Through	EADQOECNC T	
E: TARO + 07E0H TARO + 1000H	RMAC registers. Address value corresponds to RMAC Register Offset RMRO [RMAC]	RMRO	



3.3 Register detailed explanation

This section describes SFR details.

3.3.1 TSNA Function registers

3.3.1.1 TSNA Mode function registers

(1) EAMC

Ethernet Agent Mode Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV										OPC	[1:0]			

Bits	Bit name	RW-P	Initial value	Function description
31:2	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
				OPerating mode Command.
				Functions:
				- Used to set TSNA mode.
				Values:
1:0	OPC	RW-P	01B	- 2'b00: Enter RESET mode
1.0	OFC	IXVV-F	UID	- 2'b01: Enter DISABLE mode
				- 2'b10: Enter CONFIG mode
				- 2'b11: Enter OPERATION mode
				Restrictions:
				- HW: This register is not writable if its value is different than EAMS.OPS

(2) EAMS

Ethernet Agent Mode Status.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							R	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV										OPS	6[1:0]			

Bits	Bit name	RW-P	Initial value	Function description
31:2	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
				OPerating mode Status.
				Functions:
				- Indicates the current TSNA mode.
				Values:
				- 2'b00: RESET mode
				- 2'b01: DISABLE mode
				- 2'b10: CONFIG mode
				- 2'b11: OPERATION mode
1:0	OPS	R-P	01B	Update conditions:
				- HW: Mode change completed.
				- HW: This register is changed at "Maximum frame communication time (exp:
				64Kbyte / 100Mbps = 5.12ms)" from OPERATION to DISABLE.
				Notes:
				- In case there is no PHY TX/RX clock provided to [RMAC], the transition
				OPERATION to DISABLED may not be possible. Some products have a
				function to release this state. Writing 1'b1 MIOC.MIOC[0] [RMAC]. This is a
				debug (not supported) function for checking the cause.

3.3.1.2 Transmission function registers

(1) EATDRC

Ethernet Agent Tx Descriptor RAM Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
									ı			ı			
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RSV								TDRM

Bits	Bit name	RW-P	Initial value	Function description
31: 1	RSV	R0-P	0H	Reserved area. On read, 0 will be returned
0	TDRM	RW-P	OB	Tx Descriptor RAM Mode Values: - 1'b0: Tx Descriptor RAM Separation Mode - 1'b1: Tx Descriptor RAM Share Mode Functions: - "Separation Mode": Tx Descriptor RAM is separated for each queues by values of EATDQDCq.DQDq. "Share Mode": All area of Descriptor RAM is shared by all queues. - It isn't applicable for the Cut-through descriptor queue depth. (Cut-through descriptor queue exist standalone.)

(2) EAIRC

Ethernet Agent IPV Remapping Configuration [802.1Q]

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
DCV		IPVR7		DC\/		IPVR6		PVR6 RSV		IPVR5			IPVR4			
RSV	[FRM	_PRIO_\	N-1:0]	RSV	[FRM	[FRM_PRIO_W-1:0]		KSV	[FRM_PRIO_W-1:0]			RSV	[FRM_PRIO_W-1:0]			
B15	14	13	12	11	10	10 9 8		7	6	5	4	3	2	1	0	
D0) (IPVR3		D0) (IPVR2		D0\/	IPVR1			D0)/		IPVR0		
RSV	[FRM	_PRIO_\	N-1:0]	RSV	[FRM_PRIO_W-1:0]			RSV	[FRM	_PRIO_\	V-1:0]	RSV	[FRM	_PRIO_\	V-1:0]	

Bits	Bit name	RW-P	Initial value	Function description
4*(i+1)-1:				
FRM_PRIO_W+4*i	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
i=07				
				IPV Remapping i
FRM_PRIO_W+4*i-1:				Functions:
4*i	IPVRi	RW-P	i	- Configure to which descriptor queue descriptor received with IPV i will be
i=07				stored (when a descriptor is received from forwarding engine with
				FDESCR.IPV [FWD] equal to i).

(3) EATDQSC

Ethernet Agent TX Descriptor Queue Security Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TDQDE	L[15:0]							
								_[]							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	21/						TDO	CI LEDM	_PRIO_N	1.4.01		
			R	5 V						IDQ	SL[FKIVI	_FKIO_I	N-1.U]		

Bits	Bit name	RW-P	Initial value	Function description
31:16	TDQDEL	RW-RP	ОН	TX Descriptor Queue DELay. Value: 16'h0: No functions. Any value: The setting Minimum IFG time (ns) will be guaranteed. Minimum IFG time (ns) = "(EATDQSC.TDQDEL* clk_period[ns] * 8) - PHY_latency" For example: If you want "min 100 PHY clock cycle IFG for MII 10Mbps, Minimum IFG time (ns) = 400(2.5MHz)*100ns = 40,000ns", EATDQSC.TDQDEL have to be "(40,000+PHY_latency)/(5*8)ns" (clk_period = 5ns) There are PHY_latency (ns). USXGMII 10Gbps = 25 agent clock cycle + 16 PHY clock cycle USXGMII 5Gbps = 60 agent clock cycle + 16 PHY clock cycle USXGMII 5Gbps = 131 agent clock cycle + 16 PHY clock cycle GMII 10Mbps = 347 agent clock cycle + 80 PHY clock cycle MII 10Mbps = 3,600 agent clock cycle + 162 PHY clock cycle MII 10Mbps = 36,000 agent clock cycle + 162 PHY clock cycle Restrictions: SW: This function can be supported only E-Frame. (Not supported P-Frame). SW: This function is not usable with Cut-through forwarding. SW: To avoid violation of IFG setting, configure the TDQDEL within the allowed range (greater than 0 and less than the maximum IFG). HW: This feature affects TAS. In other words, please extend the TAS OPEN period by the delay of this function. Otherwise, the TAS CLOSE period will be touched by the delay of this function. Otherwise, the TAS CLOSE period will be touched by the delay. Notes: When increasing IFG, the upper limit is as follows. More configurations are possible, but not recommended. Max calculated IFG of XGMII_10G = 102.4ns Max calculated IFG of XGMII_2.5G = 409.6ns Max calculated IFG of MIII = 1,024ns Max calculated IFG of MII = 1,024ns Max calculated IFG of MII = 1,024ns Max calculated IFG of MII = 10,024ns Max calculated IFG of MII = 10,024ns Max calculated IFG of MII = 1,024ns
31: FRM_PRIO_N	RSV	R0-U	0H	Reserved area. On read, 0 will be returned

			TX Descriptor Queue Security Level i.
			Values:
			- 1'b0: Queue i unsecure
	RW-RP	0H	- 1'b1: Queue i secure
i=0 FRM_PRIO_N-1			Functions:
			- When a queue is secured, an unsecure descriptor cannot enter it (when a
			descriptor is from forwarding engine with FDESCR.SEC [FWD] equal to 0).

(4) EATDQC

Ethernet Agent TX Descriptor Queue Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			RS	SV				TDQP[FRM_PRIO_N-1:0]									
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			RSV				TCTDQ D			TDG	D[FRM_	_PRIO_N	-1:0]				

Bits	Bit name	R/W-P	Initial value	Function description
31: FRM_PRIO_N+16	RSV	R0-U	он	Reserved area. On read, 0 will be returned
				TX Descriptor Queue Pause i.
				Values:
				- 1'b0: Queue i active
				- 1'b1: Queue i paused
				Functions:
				- Avoid frames to be sent to the RMAC [RMAC] by stopping descriptor
				fetching from the descriptor RAM.
				Set conditions:
				- SW: Writing 1'b1 to this bit will set it.
				Clear conditions:
i+16	TDQP	R!=W-P	0H	- SW: Writing 1'b0 to this bit will clear it.
i=0 FRM_PRIO_N-1	TDQF	K:=VV-F	011	- HW: Going out of OPERATION mode will clear this register (EAMC.OPC !=
				2'b11).
				Restrictions:
				- SW: Pausing a queue during a long time could result in switch overflow. In
				case of switch overflow [COMA] this register should be set to 1'b0.
				Cautions:
				- This register is used to stop a queue but forwarding engine [FWD] will not
				stop sending descriptor to the corresponding queue. In this case the queue
				might overflow.
				- When a queue is paused, the CBS module is still active, so the credit value
				continues to increase.
15: FRM_PRIO_N+1	RSV	R0-U	он	Reserved area. On read, 0 will be returned

				TVO / TI I D I / O DI II						
				TX Cut-Through Descriptor Queue Disable.						
				Values:						
				- 1'b0: Cut-through queue enabled						
				- 1'b1: Cut-through queue disabled						
				Functions:						
				- Avoid descriptor from forwarding engine [FWD] to enter the cut-through						
				queue by de-asserting eha_ct_ready pin. The Forwarding Engine will reject						
FRM_PRIO_N	TCTDQD	R!=W-F	ОН	the corresponding descriptor using the Common Agent reject bus [COMA].						
FRIVI_PRIO_IN	TCTDQD	K!=VV-F	UH	Set conditions:						
				- SW: Writing 1'b1 to this bit will set it.						
				Clear conditions:						
				- SW: Writing 1'b0 to this bit will clear it.						
				- HW: Going out of OPERATION mode will clear this register (EAMC.OPC !=						
				2'b11).						
				Restriction:						
				- HW: Since the frame stops midway, releasing the pointer may fail.						
				TX Descriptor Queue Disable i.						
				Values:						
				- 1'b0: Queue i enabled						
				- 1'b1: Queue i disabled						
				Functions:						
				Avoid descriptor from forwarding engine [FWD] to enter the corresponding						
				queue. The Forwarding Engine will reject the corresponding descriptor.						
i										
i=0 FRM_PRIO_N-1	TDQD	RW-P	0H							
i i=0 FRM_PRIO_N-1	TDQD	RW-P	ОН	2'b11). Restriction: - HW: Since the frame stops midway, releasing the pointer may fail. TX Descriptor Queue Disable i. Values: - 1'b0: Queue i enabled - 1'b1: Queue i disabled Functions:						



(5) EATDQAC

Ethernet Agent TX Descriptor Queue Arbitration Configuration

B31	30	29	28	27	26	25	24	23	22	21	21 20 19 18 17						
	TDQA	A7[3:0]			TDQA	(6[3:0]			TDQA	\5[3:0]		TDQA4[3:0]					
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TDQA	3[3:0] TDQA2[3:0]							TDQA	1[3:0]		TDQA0[3:0]					

Bits	Bit name	RW-P	Initial value	Function description
[4*(i+1)-1:4*i] i=0FRM_PRIO_N	TDQAi	RW-P	ОН	TX Descriptor Queue Arbitration i. Values: - 4'b0: Queue i strict arbitration - Others: Queue i WRR arbitration Functions: - For more details, refer to GWCA specification document GWRDQAC register explanation [GWCA]. Restrictions: - SW: In hybrid arbitration mode, all the queues with an EATDQAC.TDQAi value different than 4'd0 should have a consecutive priority. - SW: In all arbitration mode except strict priority arbitration mode, at least two queues should have an EATDQAC.TDQAi different than 4'd0. - SW: WRR (and RR) arbitration is only possible between queues with the same type (e or p), refer to EATPEC.TTQ register explanation (i.e all queues with an EATDQAC.TDQAi value different than 4'd0 should have the same setting in EATPEC.TTQ[i] register). - SW: Only queues set to strict arbitration can use CBS functions. - SW: When using TAS, all queues not set to strict arbitration should be opened simultaneously.

(6) EATPEC

Ethernet Agent TX Pre-Emption Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV												AFS	AFS[1:0]		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	SV						TTO	Q[FRM_I	PRIO_N-	1:0]		

Bits	Bit name	RW-P	Initial value	Function description
31:18	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned
17:16	AFS	RW-P	ОН	Additional Fragment Size Values: - 2'b00: 0 byte is added to minimum fragment size (minimum fragment size = 64 bytes). - 2'b01: 64 bytes are added to minimum fragment size (minimum fragment size = 128 bytes). - 2'b10: 128 bytes are added to minimum fragment size (minimum fragment size = 192 bytes). - 2'b11: 192 bytes are added to minimum fragment size (minimum fragment size = 256 bytes). Functions: - Used for preemption. It defines the minimum size of a fragment which is not the last fragment of a frame.
15: FRM_PRIO_N	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
i i=0 FRM_PRIO_N-1	TTQ	RW-P	ОН	Transmission Type Queue i. Values: - 1'b0: Queue i contains E-Frames - 1'b1: Queue i contains P-Frames Functions: - Refer to section 5.1.7.2 Restrictions: - If one of EATPEC.TTQ bits is set to 1'b1, RMAC is in XGMII mode (MPIC.PIS set to 3'b100 [RMAC]) and PCH is enabled (MPCH.TXPCH_M is set [RMAC]), PCH extension type should be set to 2'b10 (MPCH.TXPCH_ETYPE set to 2'b10)

(7) EATMFSCq (q=0.. FRM_PRIO_N-1)

Ethernet Agent Transmission Maximum Frame Size Configuration q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MFSq[FRM_TPL_W-1:0]														

Bits	Bit name	RW-P	Initial value	Function description
31: FRM_TPL_W	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned
				Maximum Frame Size q
EDM TDL W 1:0				Functions:
	MECT	- Ma		- Maximum frame size for descriptor queue q. All bigger frames will be
FRM_TPL_W-1:0	MFSq	RW-P	FFFFH	rejected.
				Restrictions:
				- HW: The MFS size comparison takes the frame size on the PHY interface.

(8) EATDQDCq (q=0.. FRM_PRIO_N-1)

Ethernet Agent Transmission Descriptor Queue Depth Configuration q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	SV			DQDq[DES_RAM_AW1-1:0]										

Bits	Bit name	RW-P	Initial value	Function description
31: DES_RAM_AW1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
DES_RAM_AW1-1:0	DQDq	RW-P	DES_RAM_DP/FRM_PRIO_N	Descriptor Queue Depth q Functions: - Set the number of descriptors that can contain descriptor queue q. - For details, refer to GWCA specification document GWRDQDCq register explanation [GWCA]. Restrictions: - SW: When EATDRC.TDRM is 0, the sum of DQD fields should always be smaller or equal to DES_RAM_DP. When EATDRC.TDRM is 1, the maximum value for this field is DES_RAM_DP.

(9) EATDQMq (q=0.. FRM_PRIO_N-1)

Ethernet Agent Transmission Descriptor Queue q Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							R	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	SV			DNQq[DES_RAM_AW1-1:0]										

Bits	Bit name	RW-P	Initial value	Function description
31: DES_RAM_AW1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Descriptor Number in Queue q.
				Functions:
				- These bits indicate the current number of descriptors stored in TX
				Descriptor Queue q.
				- All descriptor stored here will be rejected/dropped at the out of
				OPERATION.
DES_RAM_AW1-1:0	DNQq	R-P	0H	Increment conditions:
				- HW: Incremented by 1 when a descriptor is received from the forwarding
				engine [FWD] for the corresponding queue and, the queue is not full and there
				is no descriptor security error.
				Decrement conditions:
				- HW: Decremented by 1 when a descriptor is read by TSN Agent to send data
				to RMAC [RMAC] or to reject data.

(10) EATDQMLMq (q=0.. FRM_PRIO_N-1)

Ethernet Agent Transmission Descriptor Queue q Max Level Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
	ı										ı	ı			
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	SV			DMLQq[DES_RAM_AW1-1:0]										

Bits	Bit name	RW-P	Initial value	Function description
31: DES_RAM_AW1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
DES_RAM_AW1-1:0	DMLQq	RC-P	ОН	Descriptor Max Level in Queue q. Functions: - These bits indicate the maximum number of descriptors that has been stored in TX Descriptor Queue q. Clear conditions: - HW: Being in RESET mode will clear this register (EAMS.OPS == 2'b00). - SW: By reading this register, it is cleared to EATDQMq.DNQq. Increment conditions: - HW: Increments to EATDQMq.DNQq value when smaller than EATDQMq.DNQq.

(11) EACTQC

Ethernet Agent Cut-Through Queue Configuration.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RSV														
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CTQD[15:0]														

Bits	Bit name	RW-P	Initial value	Function description
31:16	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Cut-Through Queue Delay (clk cycle number)
				Functions:
				- Set the number of clocks to wait for descriptor transmission.
				Restrictions: [RSW2.*]
				- SW: If PHY speed less than 2.5Gbps, this register should be set to 0.
				- SW: If PHY speed 2.5Gbps or more, this register should be set to "PHY
				clock 3 cycles time (for exp 2.5Gbps = 38.4ns)" or more.
				Restrictions: [RSW3.*]
45.0	OTOB	DW E	011	- SW: This register should be set follow value.
15:0	CTQD	RW-F	OH	CTQD[15:0] = (128[bit] / (PHY Speed[Mbps] / clk_frequency[MHz])) +
				PORT_TSNA_N
				Exp: (clk_frequency = 600MHz)
				PHY Speed 10Gbps : 0x7 + PORT_TSNA_N
				PHY Speed 5Gpbs : 0xF + PORT_TSNA_N
				PHY Speed 2.5Gbps : 0x1E + PORT_TSNA_N
				PHY Speed 1Gbps : 0x4C + PORT_TSNA_N
				PHY Speed 100Mbps: 0x300 + PORT_TSNA_N
				PHY Speed 10Mbps : 0x1E00 + PORT_TSNA_N

(12) EACTDQDC

Ethernet Agent Cut-Through Descriptor Queue Depth Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							R	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV												D[CT_D	ESCR_V	V1-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31: CT_DESCR_W1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Cut-Through Descriptor Queue Depth
				Functions:
CT_DESCR_W1-1:0	CTDQD	RW-F	0H	- Number of descriptors that can contain cut-through descriptor queue.
				Restrictions:
				- SW: This register maximum value is CT_DESCR_N.

(13) EACTDQM

Ethernet Agent Cut-Through Descriptor Queue Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV															
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV												N[CT_D	ESCR_V	V1-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31: CT_DESCR_W1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
31: CT_DESCR_W1 CT_DESCR_W1-1:0	RSV	R0-U		Reserved area. On read, 0 will be returned Cut-Though Queue Descriptor Number. Functions: - These bits indicate the current number of descriptors stored Cut-Through Descriptor Queue. - All cut-through descriptors stored here will not be rejected / dropped at the out-of-operation. But the frame being received by TSNA will be rejected / dropped, if TSNA transitioned to reset before the frame is completely received. - All Cut-Through descriptor stored here will not be rejected/dropped at the out of OPERATION. But will be rejected/dropped at the transitioned to RESET. Increment conditions: - HW: Incremented by 1 when a descriptor is received from the forwarding for the cut-through queue and the queue is not full.
				Decrement conditions: - HW: Decremented by 1 when a descriptor is read by TSN Agent to send data to RMAC [RMAC].

(14) EACTDQMLM

Ethernet Agent Cut-Through Descriptor Queue Max Level Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RSV														
						_	_	_	_	_		_	_		_
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV												LQ[CT_D	ESCR_\	W1-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:CT_DESCR_W1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
CT_DESCR_W1-1:0	CTDMLQ	RC-F	ОН	 Cut-Through Descriptor Max Level in Queue. Functions: These bits indicate the maximum number of descriptors that has been stored in Cut-Through Descriptor Queue. Clear conditions: HW: Being in RESET mode will clear this register (EAMS.OPS == 2'b00). SW: By reading this register, it is cleared to EACTDQM.CTQDN. Increment conditions: HW: Increments to EACTDQM.CTQDN value when smaller than EACTDQM.CTQDN.

3.3.1.3 TAG function registers

(1) EAVCC

Ethernet Agent VLAN control configuration.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						RSV								VEM[2:0]]
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RS	SV	STDUM	STPUM	STVUM	CTDUM	СТРИМ	CTVUM				RSV				VIM

Bits	Bit name	RW-P	Initial value	Function description
31:19	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				VLAN Egress Mode
				Values:
				- 3'b000: No VLAN mode
18:16	VEM	RW-P	ОН	- 3'b001: C-TAG VLAN mode
				- 3'b010: HW C-TAG VLAN mode
				- 3'b011: SC-TAG VLAN mode
				- 3'b100: HW SC-TAG VLAN mode
15:14	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				S-TAG DEI Update Mask
		RW-P	ОН	Values:
13	STDUM			- 1'b0: No function.
				- 1'b1: S-TAG DEI will not overwrite in port based VLAN mode.
				Additions are not suppurasse.
12		RW-P		S-TAG PCP Update Mask
	STPUM		ОН	Values:
	STPOW			- 1'b0: No function.
				- 1'b1: S-TAG PCP will not overwrite in port based VLAN mode.
11		RW-P		S-TAG VLAN Update Mask
	STVUM		ОН	Values:
	STVOW			- 1'b0: No function.
				- 1'b1: S-TAG VLAN will not overwrite in port based VLAN mode.
		RW-P	ОН	C-TAG DEI Update Mask
10	СТДИМ			Values:
10	CIDOW			- 1'b0: No function.
				- 1'b1: C-TAG DEI will not overwrite in port based VLAN mode.
		RW-P	ОН	C-TAG PCP Update Mask
0	СТРИМ			Values:
9	CIPOW			- 1'b0: No function.
				- 1'b1: C-TAG PCP will not overwrite in port based VLAN mode.
8		RW-P	ОН	C-TAG VLAN Update Mask
	CTVUM			Values:
	CIVUIVI			- 1'b0: No function.
				- 1'b1: C-TAG VLAN will not overwrite in port based VLAN mode.
7:1	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned

				VLAN Ingress Mode
0	VIM	RW-P	0H	- 1'b0: Incoming VLAN mode
				- 1'b1: Port based VLAN mode

(2) EAVTC

Ethernet Agent VLAN TAG configuration.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
STD		STP[2:0]]		STV[11:0]										
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTD		CTP[2:0]]	CTV[11:0]											

Bits	Bit name	RW-P	Initial value	Function description
				S-TAG DEI
31	STD	RW-P	ОН	Functions:
				- Set the S-TAG DEI values.
				S-TAG PCP
30:28	STP	RW-P	0H	Functions:
				- Set the S-TAG PCP values.
				S-TAG VLAN
27:16	STV	RW-P	1H	Functions:
				- Set the S-TAG VID values.
				C-TAG DEI
15	CTD	RW-P	0H	Functions:
				- Set the C-TAG DEI values.
				C-TAG PCP
14:12	CTP	RW-P	0H	Functions:
				- Set the C-TAG PCP values.
				C-TAG VLAN
11:0	CTV	RW-P	1H	Functions:
				- Set the C-TAG VID values.

(3) EARTFC

Ethernet Agent Reception TAG Filtering Configuration.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							D	CV							
							R.	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV				UT	SCRT	SCT	CRT	СТ	CSRT	CST	RT	NT

Bits	Bit name	RW-P	Initial value	Function description
31:9	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Unknown TAG
	LIT.	RW-P	411	Values:
8	UT	KW-P	1H	- 1'b0: Unknow Tag frame passed
				- 1'b1: Unknow Tag frame rejected
				SCR-TAG
7	SCRT	RW-P	0H	Values:
'	SCRI	KVV-P	UH	- 1'b0: SCR-TAG frame passed
				- 1'b1: SCR-TAG frame rejected
				SC-TAG
6	SCT	RW-P	0H	Values:
	301	1200-1	011	- 1'b0: SC-TAG frame passed
				- 1'b1: SC-TAG frame rejected
				CR-TAG
5	CRT	RW-P	0H	Values:
J	OKI	1200-1	011	- 1'b0: CR-TAG frame passed
				- 1'b1: CR-TAG frame rejected
				C-TAG
4	СТ	RW-P	0H	Values:
7	01	1200-1	011	- 1'b0: C-TAG frame passed
				- 1'b1: C-TAG frame rejected
				CoSR-TAG
3	CSRT	RW-P	0H	Values:
	COICI	IXVV-I	011	- 1'b0: CoSR-TAG frame passed
				- 1'b1: CoSR-TAG frame rejected
				CoS-TAG
2	CST	RW-P	0H	Values:
		***		- 1'b0: CoS-TAG frame passed
				- 1'b1: CoS-TAG frame rejected
				R-TAG
1	RT	RW-P	0H	Values:
				- 1'b0: R-TAG frame passed
		1		- 1'b1: R-TAG frame rejected
				No Tag
0	NT	RW-P	0H	Values:
				- 1'b0: No Tag frame passed
				- 1'b1: No Tag frame rejected



(4) EAICDORC

Ether Agent Ingress C-TAG DEI 0 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ICD0D		ICDADD-		ICD0DR		ICDADDA		ICD0DR		ICDADDE		ICD0DR		CDADD	
R7		ICD0PR7		6		ICD0PR6)	5		ICD0PR5)	4		CD0PR4	•
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ICD0D		IODODDO		ICD0DR		100000		ICD0DR		IODODD4		ICD0DR		00000	
R3		ICD0PR3	2 ICD0PR2			<u>′</u>	1	ICD0PR1			0	ICD0PR0			

Bits	Bit name	RW-P	Initial value	Function description
				Ingress C-TAG DEI 0 DEI Remapping i
				Functions:
4*i+3	IODODD:	DIA/ D	011	- When ingress C-TAG (PCP==i and DEI==0), the incoming frame DEI will be
i=07	ICD0DRi	RW-P	0H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Ingress C-TAG DEI 0 PCP Remapping i
				Functions:
4*i+2 : 4*i	IODODD:	DIA/ D		- When ingress C-TAG (PCP==i and DEI==0), the incoming frame PCP will be
i=07	ICD0PRi	RW-P		remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

(5) EAICD1RC

Ether Agent Ingress C-TAG DEI 1 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ICD1D		ICD1PR7		ICD1DR		ICD1PR6		ICD1DR		ICD1PR5		ICD1DR		CD1PR4	
R7		ICD IPK		6		CDIPRO)	5		ICDIPRO)	4		CDTPR4	•
B15	14	13	12	11	10	9	8	B15	14	13	12	11	10	9	8
ICD1D		100400		ICD1DR		1004000		ICD1DR		1004004		ICD1DR		004000	
R3		ICD1PR3 2			ICD1PR2			ICD1PR1			0		CD1PR0)	

Bits	Bit name	RW-P	Initial value	Function description
				Ingress C-TAG DEI 1 DEI Remapping i
				Functions:
4*i+3	ICD1DRi	DW D	411	- When ingress C-TAG (PCP==i and DEI==1), the incoming frame DEI will be
i=07	ואטוטאו	RW-P	1H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Ingress C-TAG DEI 1 PCP Remapping i
				Functions:
4*i+2 : 4*i	ICD1PRi	RW-P	:	- When ingress C-TAG (PCP==i and DEI==1), the incoming frame PCP will be
i=07	ICDIPKI	KVV-P	P i	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

(6) EAISDORC

Ether Agent Ingress S-TAG DEI 0 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ISD0DR		ISD0PR7	7	ISD0DR		ISD0PR6		ISD0DR		ISD0PR5		ISD0DR		ISD0PR4	
7		ISDUFIN		6	ļ	ISDUF NO	,	5		ISDUFING	,	4		ISDUF N4	,
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISD0DR		ICDADD		ISD0DR		CDADDA		ISD0DR		ICDODDA	1	ISD0DR		CDADDA	
3		ISD0PR3	5	2	l	ISD0PR2	<u> </u>	1		ISD0PR1		0		ISD0PR0	,

Bits	Bit name	RW-P	Initial value	Function description
				Ingress S-TAG DEI 0 DEI Remapping i
				Functions:
4*i+3	ICDODD:	ם אין	011	- When ingress S-TAG (PCP==i and DEI==0), the incoming frame DEI will be
i=07	ISD0DRi	RW-P	0H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Ingress S-TAG DEI 0 PCP Remapping i
				Functions:
4*i+2 : 4*i	IODODD:	DW D		- When ingress S-TAG (PCP==i and DEI==0), the incoming frame PCP will be
i=07	ISD0PRi	RW-P		remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

(7) EAISD1RC

Ether Agent Ingress S-TAG DEI 1 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ISD1DR		ISD1PR7		ISD1DR		ISD1PR6		ISD1DR		ISD1PR5		ISD1DR		ISD1PR4	
7		ISD IFK/		6		ISDIFK)	5		ISDIFKS		4		ISD IFK4	•
B15	14	13	12	11	10	9	8	B15	14	13	12	11	10	9	8
ISD1DR		ICD4DD		ISD1DR		ICD4DD0		ISD1DR		ICD4 DD4		ISD1DR			
3		ISD1PR3 2			ISD1PR2		1	ISD1PR1		0		ISD1PR0	1		

Bits	Bit name	RW-P	Initial value	Function description
				Ingress S-TAG DEI 1 DEI Remapping i
				Functions:
4*i+3	ICDADD:	ם אין ח	411	- When ingress S-TAG (PCP==i and DEI==1), the incoming frame DEI will be
i=07	ISD1DRi	RW-P	1H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Ingress S-TAG DEI 1 PCP Remapping i
				Functions:
4*i+2 : 4*i	ISD1PRi	RW-P	:	- When ingress S-TAG (PCP==i and DEI==1), the incoming frame PCP will be
i=07	ISDIPKI	KW-P		remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

(8) EAECDORC

Ether Agent Egress C-TAG DEI 0 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ECD0D				ECD0D			•	ECD0D			-	ECD0D			4
R7		CD0PR	1	R6		ECD0PR	0	R5		ECD0PR	0	R4	E	ECD0PR	4
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECD0D		CDODD	2	ECD0D			3	ECD0D			1	ECD0D	-		2
R3		CD0PR	S	R2		ECD0PR2	۷	R1		ECD0PR	1	R0		ECD0PR	J

Bits	Bit name	RW-P	Initial value	Function description
				Egress C-TAG DEI 0 DEI Remapping i
				Functions:
4*i+3	EODODD:	DW D	01.1	- When egress C-TAG (PCP==i and DEI==0), the outgoing frame DEI will be
i=07	ECD0DRi	RW-P	0H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Egress C-TAG DEI 0 PCP Remapping i
				Functions:
4*i+2 : 4*i	EODODD:	DW D		- When egress C-TAG (PCP==i and DEI==0), the outgoing frame PCP will be
i=07	ECD0PRi	RW-P		remapped with this value.
			R	Restrictions:
				- SW: This function can change dynamically but not recommended.

(9) EAECD1RC

Ether Agent Egress C-TAG DEI 1 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ECD1D		-CD4DD	7	ECD1D		-CD4DD		ECD1D		-CD4DD		ECD1D	_	-CD4DD	4
R7	i i	ECD1PR7		R6	ECD1PR6			R5	ECD1PR5			R4	t	CD1PR	4
B15	14	13	12	11	10	9	8	B15	14	13	12	11	10	9	8
ECD1D		-00400	^	ECD1D				ECD1D				ECD1D			
R3	l t	ECD1PR	3	R2	t	ECD1PR2	2	R1	ŀ	ECD1PR	1	R0	E	CD1PR	J

Bits	Bit name	RW-P	Initial value	Function description
				Egress C-TAG DEI 1 DEI Remapping i
				Functions:
4*i+3	ECDADD:	ם אין ח	411	- When egress C-TAG (PCP==i and DEI==1), the outgoing frame DEI will be
i=07	ECD1DRi	RW-P	1H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Egress C-TAG DEI 1 PCP Remapping i
				Functions:
4*i+2 : 4*i	ECD1PRi	RW-P		- When egress C-TAG (PCP==i and DEI==1), the outgoing frame PCP will be
i=07	ECDIPKI	KW-P	1	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

(10) EAESDORC

Ether Agent Egress S-TAG DEI 0 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ESD0D		-cDobb.	7	ESD0D		-cDobb		ESD0D		CCDODD	-	ESD0D		CDADD	4
R7	i i	ESD0PR7		R6	I.	ESD0PR6			ESD0PR5			R4	E	SD0PR	4
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ESD0D		-00000	ESD0D		FORORRO			ESD0D				ESD0D			2
R3	l t	ESD0PR	3	R2	ŀ	ESD0PR	2	R1	ı	ESD0PR	I	R0	E	SD0PR	J

Bits	Bit name	RW-P	Initial value	Function description
4*i+3				Egress S-TAG DEI 0 DEI Remapping i Functions: - When egress S-TAG (PCP==i and DEI==0), the outgoing frame DEI will be
i=07	ESD0DRi	RW-P	ОН	remapped with this value. Restrictions: - SW: This function can change dynamically but not recommended.
4*i+2 : 4*i i=07	ESD0PRi	RW-P	i	Egress S-TAG DEI 0 PCP Remapping i Functions: - When egress S-TAG (PCP==i and DEI==0), the outgoing frame PCP will be remapped with this value. Restrictions: - SW: This function can change dynamically but not recommended.

(11) EAESD1RC

Ether Agent Egress S-TAG DEI 1 Remapping Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ESD1D		CD4DD		ESD1D		-CD4DD/	2	ESD1D		ESD1PR	=	ESD1D		SD1PR	4
R7	ESD1PR7			R6	ESD1PR6			R5	ESDIFKS			R4	LODII IV4		+
B15	14	13	12	11	10	9	8	B15	14	13	12	11	10	9	8
ESD1D				ESD1D				ESD1D				ESD1D			,
R3	t	ESD1PR	3	R2	t	ESD1PR2	2	R1	t	ESD1PR	I	R0	Ŀ	SD1PR)

Bits	Bit name	RW-P	Initial value	Function description
				Egress S-TAG DEI 1 DEI Remapping i
				Functions:
4*i+3	ECDADD:	ם אין ח	411	- When egress S-TAG (PCP==i and DEI==1), the outgoing frame DEI will be
i=07	ESD1DRi	RW-P	1H	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.
				Egress S-TAG DEI 1 PCP Remapping i
				Functions:
4*i+2 : 4*i	ESD1PRi	RW-P	:	- When egress S-TAG (PCP==i and DEI==1), the outgoing frame PCP will be
i=07	ESDIPKI	KW-P	1	remapped with this value.
				Restrictions:
				- SW: This function can change dynamically but not recommended.

3.3.1.4 Checksum function registers

(1) EACKSC

Ethernet Agent ChecKSum Configuration.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
USMFS								DCV							
PE								RSV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													TCPCK	UDPCK	IP4CKS
	RSV												SE	SE	Е

Bits	Bit name	RW-P	Initial value	Function description
31	USMFSPE	RW-P	OH	Function description Under Switch Minimum Frame Size Padding Enable Values: 1'b0: "Switch Minimum Frame Size" is 49 bytes WITHOUT TAGs. (Payload 35 bytes, if FCS is removed by RMAC). Example of "Switch Error Frame": DMAC(6) + SMAC(6) + EtherType(2) + Payload(34) DMAC(6) + SMAC(6) + EtherType(2) + Payload(30) + FCS(4) (not removed by RMAC) DMAC(6) + SMAC(6) + TAGs(any) + EtherType(2) + Payload(34) DMAC(6) + SMAC(6) + TAGs(any) + EtherType(2) + Payload(30) + FCS(4) (not removed by RMAC) 1'b1: "Switch Minimum Frame Size" is 32 bytes WITH including TAGs. And 32-59 bytes frame will be padded to 60 bytes frame (This 60 bytes does not include TAGs). Example of "Switch Error Frame": DMAC(6) + SMAC(6) + EtherType(2) + Payload(17) DMAC(6) + SMAC(6) + EtherType(2) + Payload(13) + FCS(4) (not removed by RMAC) DMAC(6) + SMAC(6) + C-TAG(4) + EtherType(2) + Payload(9) + FCS(4) (not removed by RMAC) Restrictions: SW: If enabling this function, don't enable "Receive CRC pass through" (MRGC.RCPT [RMAC]). Because padding bits are added at the end of the frame. If there is an FCS, padding bits will be given after FCS. SW: If enabling this function, don't enable "Cut-Through forwarding". (Padded frame's FCS will be invalid).
31:4	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
3	ICMPCKSE	RW-P	он	ICMP ChecKSum check Enable Values: - 1'b0: IPv4/IPv6 ICMP incoming frame checksum is not checked - 1'b1: IPv4/IPv6 ICMP incoming frame checksum is checked
2	TCPCKSE	RW-P	ОН	TCP ChecKSum check Enable Values: - 1'b0: IPv4/IPv6 TCP incoming frame checksum is not checked - 1'b1: IPv4/IPv6 TCP incoming frame checksum is checked



1	UDPCKSE	RW-P	ОН	UDP ChecKSum check Enable Values: - 1'b0: IPv4/IPv6 UDP incoming frame checksum is not checked - 1'b1: IPv4/IPv6 UDP incoming frame checksum is checked
0	IP4CKSE	RW-P	он	IPv4 ChecKSum check Enable Values: - 1'b0: IPv4 incoming frame checksum is not checked - 1'b1: IPv4 incoming frame checksum is checked

3.3.1.5 CBS function registers [802.1Qav]

(1) EACAEC

Ethernet Agent CBS Admin Enable Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RSV														
B15	14	13	12	11	10	0	8	7	6	5	4	3	2	1	0
БІЗ	14	13	12	- 11	10	9	0	,	6	3	4	3	2		U
RSV										CE	[FRM_P	RIO_N-1	:0]		

Bits	Bit name	RW-P	Initial value	Function description
31:8	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				CBS Enable
				Values:
				- Bit i set to1'b0: CBS for descriptor queue i disabled
FRM_PRIO_N-1:0	CE	RW-S	0H	- Bit i set to 1'b1: CBS for descriptor queue i enabled
				Functions:
				- This register is only used to configure CBS and is not directly used by
				CBS modules.

(2) EACC

Ethernet Agent CBS Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	RSV															
														T	T	
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RSV								CC[FRM_PRIO_N-1:0]							

Bits	Bit name	RW-P	Initial value	Function description
31:8	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Config Change
				Functions:
FRM_PRIO_N-1:0	CC	R0W-S	0H	- By writing 1 to bit i, the Admin settings of CBS i are copied to its Oper settings
				(EACAEC.CE[i], EACAIVCi.CIVi and EACAULCi.CULi are respectively
				copied to EACOEM.CE[i], EACOIVMi.CIVi and EACOULMi.CULi).

(3) EACAIVCq (q=0.. FRM_PRIO_N-1)

Ethernet Agent CBS Admin Increment Value Configuration q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RSV												CIVq[19:16]	
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CIVq[15:0]															

Bits	Bit name	RW-P	Initial value	Function description
31:20	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned
19:0	CIVq	RW-S	ОН	Credit Increment Value q Functions: - Configure CBS q throughput. - CIVq[19:16] is the credit increment in byte per clock and CIVq[15:0] is the credit increment in sub-byte per clock. - This register is only used to configure CBS and is not directly used by CBS modules. - For more details, refer to section 5.1.5 Cautions: - SW: Setting this register to 0 or a value close to 0 would set corresponding transmission queue to a very low throughput or could stuck the corresponding queue and lead to a queue overflow.

(4) EACAULCq (q=0.. FRM_PRIO_N-1)

Ethernet Agent CBS Admin Upper Limit Configuration q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV		CULq[30:16]													
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CULq	[15:0]							

Bits	Bit name	RW-P	Initial value	Function description
31	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Credit Upper Limit q
				Functions:
00.0	OLU -	DW 0	7555 5551	- Configure queue q interference time.
30:0	CULq	RW-S	7FFF_FFFFH	- This register is only used to configure CBS and is not directly used
				by CBS modules.
				- For more details, refer to section 5.1.5

(5) EACOEM

Ethernet Agent CBS Oper Enable Monitoring

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV									CE	[FRM_P	RIO_N-1	1:0]		

Bits	Bit name	RW-P	Initial value	Function description
31:8	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				CBS Enable
				Values:
				- Bit i set to1'b0: CBS for descriptor queue i disabled
FRM_PRIO_N-1:0	CE	R-S	0H	- Bit i set to 1'b1: CBS for descriptor queue i enabled
				Update conditions:
				- HW: This register is updated to EACACC.CE[i] when 1'b1 is written to
				EACC.CC[i].

(6) EACOIVMq (q=0.. FRM_PRIO_N-1)

Ethernet Agent CBS Oper Increment Value Monitoring q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV CIVq[19:16]															
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CIVq[15:0]															

Bits	Bit name	RW-P	Initial value	Function description
31:20	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Credit Increment Value q
				Functions:
				- Configure CBS q throughput.
				- CIVq[19:16] is the credit increment in byte per clock and CIVq[15:0] is the
19:0	CIVa	R-S	OLI	credit increment in sub-byte per clock.
19.0	CIVq	K-0	0H	- This register is only used to configure CBS and is not directly used by CBS
				modules.
				Update conditions:
				- HW: This register is updated to EACAIVq.CIVq when 1'b1 is written to
				EACC.CC[q].

(7) EACOULMq (q=0.. FRM_PRIO_N-1)

Ethernet Agent CBS Oper Upper Limit Monitoring q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV		CULq[30:16]													
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CULq[15:0]														

Bits	Bit name	RW-P	Initial value	Function description
31	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Credit Upper Limit q
				Functions:
				- Configure queue q interference time.
30:0	CIII a	R-S	7FFF FFFFU	- This register is only used to configure CBS and is not directly used
30.0	CULq	K-9	7FFF_FFFFH	by CBS modules.
				Update conditions:
				- HW: This register is updated to EACAULq.CULq when 1'b1 is written
				to EACC.CC[q].

(8) EACGSM

Ethernet Agent CBS Gate State Monitoring

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
												1	1		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	SV						CG	S[FRM_I	PRIO_N-	1:0]		

Bits	Bit name	RW-P	Initial value	Function description
31:8	RSV	R0-U	он	Reserved area. On read, 0 will be returned
				CBS Gate State
				Values:
FRM_PRIO_N-1:0	CGS	R-S	All1	- Bit i set to 1'b0: CBS doesn't authorize queue i transmission (CBS credit
				negative)
				- Bit i set to 1'b1: CBS authorize queue i transmission (CBS credit positive)

3.3.1.6 TAS function registers [802.1Qbv]

(1) EATASC

Ethernet Agent TAS Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			RS	SV				TASCA[TAS_RAM_AW-1:0]							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV									RSV			TASCI	TASCC	TASE

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW+16	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
TAS_RAM_AW+15:1 6	TASCA	R-S	ОН	 TAS Configuration Address Functions: Shows the address from which entry learning should happen in TAS RAM for the next configuration. Clear conditions: HW: Being in RESET mode will clear this register.
15: PTP_TN_W+8	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
PTP_TN_W+7:8	TASTS	RW-S	ОН	TAS Timer Select Functions: - Selects the gPTP that will be used for TAS module.
7:3	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
2	TASCI	R-S	ОН	TAS Config Impossible Values: - 1'b0: TAS configuration possible - 1'b1: TAS configuration is not possible Functions: - This bit helps the SW to known when TAS configuration is possible, it is equal to (EATASC.TASE & ~EATASSM.TASSO) EATASC.TASCC. Clear conditions: - HW: Being in RESET mode will clear this register.
1	TASCC	R!=W-S	ОН	TAS Config Change Values: - 1'b0: TAS is not changing configuration - 1'b1: TAS is changing configuration Set conditions: - SW: Writing 1 to this bit will set it Clear conditions: - HW: This bit will be cleared when TAS configuration change is done. - Refer to section 5.1.6.1 - HW: Being in RESET mode will clear this register.

0	TASE	R!=W-S	ОН	TAS Enable Values: - 1'b0: TAS disabled - 1'b1: TAS enabled Functions: - Enables the TAS schedule - Refer to section 5.1.6.1 Set conditions: - SW: Writing 1 to this bit will set it Clear conditions:
				Clear conditions:
				 SW: Writing 0 to this bit will clear it HW: Being in RESET mode will clear this register.

(2) EATASIGSC

Ethernet Agent TAS Initial Gate State Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV				TASCTI GS			TASI	GS[FRM	_PRIO_I	N-1:0]		

Bits	Bit name	RW-P	Initial value	Function description
31: FRM_PRIO_N+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
FRM_PRIO_N	TASCTIGS	RW-S	ОН	TAS Cut-Through Initial Gate State Values: 1'b0: Initial gate state is closed 1'b1: Initial gate state is opened Functions: Gate state used for initialization of cut-through gate.
FRM_PRIO_N-1:0	TASIGS	RW-S	ОН	TAS Initial Gate State Values: - Bit q set to 1'b0: Initial gate state is closed - Bit q set to 1'b1: Initial gate state is opened Functions: - Bit q is the gate state used for initialization of descriptor queue q gate.

(3) EATASENCq (q=0..FRM_PRIO_N)

Ethernet Agent TAS Entry Number Configuration q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV						Т	ASAENq	[TAS_R	AM_AW:	0]		

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
TAS_RAM_AW:0	TASAENq	RW-S	ОН	 TAS Admin Entry Number for gate q Functions: This register is only used to configure TAS and is not directly used by TAS module. Sets the number of TAS RAM entries used for gate i schedule. Restrictions: SW: If TAS module is used in dynamic (TAS setting flow in Fig 4.10 is used when EATASC.TASE is already set), the sum of EATASENCI.TASAENi and EATASCTENC.TASCTAEN should be smaller or equal to TAS_RAM_DP/2 - FRM_TPRIO_N - 1. SW: If TAS module is used in static (TAS setting flow in Fig 4.10 is never used when EATASC.TASE is already set), the sum of EATASENCI.TASAENi and EATASCTENC.TASCTAEN should be smaller or equal to TAS_RAM_DP - FRM_TPRIO_N - 1.

(4) EATASCTENC

Ethernet Agent TAS Cut-Through Entry Number Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
	ı	ı										ı			
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV						TA	SCTAE	N[TAS_R	RAM_AW	/:0]		

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
TAS_RAM_AW:0	TASCTAEN	RW-S	ОН	 TAS Admin Cut-Through Entry Number Functions: This register is only used to configure TAS and is not directly used by TAS module. Sets the number of TAS RAM entries used for cut-through gate schedule. Restrictions: SW: If TAS module is used in dynamic (TAS setting flow in Fig 4.10 is used when EATASC.TASE is already set), the sum of EATASENCI.TASAENI and EATASCTENC.TASCTAEN should be smaller or equal to TAS_RAM_DP/2 - FRM_TPRIO_N - 1. SW: If TAS module is used in static (TAS setting flow in Fig 4.10 is never used when EATASC.TASE is already set), the sum of EATASENCI.TASAENI and EATASCTENC.TASCTAEN should be smaller or equal to TAS_RAM_DP - FRM_TPRIO_N - 1.

(5) EATASENMi (q=0..FRM_PRIO_N)

Ethernet Agent TAS Entry Number Monitoring q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV						T	ASOENd	[TAS_R	AM_AW:	0]		

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
TAS_RAM_AW:0	TASOENq	R-S	ОН	TAS Oper Entry Number for gate q Update conditions: - HW: This register is updated to EATASENCi.TASAENi when configuration change occurs or when schedule start occurs. Refer to section 5.1.6.1. Clear conditions: - HW: Being in RESET mode will clear this register.

(6) EATASCTENM

Ethernet Agent TAS Cut-Through Entry Number Monitoring

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
	ı	ı										ı	ı		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV						TA	SCTOE	N[TAS_F	RAM_AW	/:0]		

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
TAS_RAM_AW:0	TASCTOENI	R-S	ОН	TAS Cut-Through Oper Entry Number Update conditions: - HW: This register is updated to EATASCTENC.TASCTAEN when configuration change occurs or when schedule start occurs. Refer to section 5.1.6.1.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.

(7) EATASCSTC0

Ethernet Agent TAS Cycle Start Time Configuration 0

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						т	ASACST	ΓΡΩ[31·1ι	61						
							707001		o ₁						
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						7	TASACS	TP0[15:0)]						
							, 10, 100	0[10.0	' 1						

Bits	Bit name	RW-P	Initial value	Function description
				TAS Admin Cycle Start Time Part 0
24.0	TASACSTP0	RW-S	01.1	Functions:
31:0	TASACSTPU	KW-S	0H	- Time at which TAS scheduler should start/change configuration
				- This register is in ns.

(8) EATASCSTC1

Ethernet Agent TAS Cycle Start Time Configuration 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Т	ASACST	P1[31:10	61						
								[•	-1			1		1	
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Т	ASACS	TP1[15:0	1						

Bits	Bit name	RW-P	Initial value	Function description
				TAS Admin Cycle Start Time Part 1
24.0	TACACCTD4	RW-S	OLI	Functions:
31:0	TASACSTP1	KW-S	0H	- Time at which TAS scheduler should start/change configuration
				- This register is in 2 ^{32*} ns.

(9) EATASCSTM0

Ethernet Agent TAS Cycle Start Time Monitoring 0

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						T	ASOCS1	ΓΡ0[31:1	6]						
						1									
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TD0[45.6							
							rasocs	TP0[15:0)]						

Bits	Bit name	RW-P	Initial value	Function description
				TAS Oper Cycle Start Time Part 0
				Update conditions:
				- HW: {EATASCSTM1,EATASCSTM0} is updated to
				{EATASCSTC1,EATASCSTC0} + EATASCTC when configuration change
31:0	TASOCSTP0	R-S	он	occurs or when schedule start occurs. Refer to section 5.1.6.1.
				- HW: This register is updated to the next cycle start time every time a new cycle
				starts.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.

(10) EATASCSTM1

Ethernet Agent TAS Cycle Start Time Monitoring 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						T	ASOCST	P1[31:1	61						
	1								~,			1		1	
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Т	TASOCS	TP1[15:0)]						

Bits	Bit name	RW-P	Initial value	Function description
31:0	TASOCSTP1	R-S	OH	TAS Oper Cycle Start Time Part 1 Update conditions: - HW: {EATASCSTM1,EATASCSTM0} is updated to the value of {EATASCSTC1,EATASCSTC0} + EATASCTC when configuration change occurs or when schedule start occurs. Refer to section 5.1.6.1. - HW: This register is updated to the next cycle start time every time a new cycle starts. Clear conditions:
				Clear conditions: - HW: Being in RESET mode will clear this register.

(11) EATASCTC

Ethernet Agent TAS Cycle Time Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TASAC	T[31:16]							
D45	4.4	40	40	44	40	0			0	-	4				0
B15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
							TASAC	T[15:0]							

Bits	Bit name	RW-P	Initial value	Function description
				TAS Admin Cycle Time
				Functions:
31:0	TASACT	RW-S	0H	- Configure the cycle time for TAS in ns
				Restrictions:
				- SW: This register should be set to a value greater than 100ns

(12) EATASCTM

Ethernet Agent TAS Cycle Time Monitoring

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TASOCT[31:16]														
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TASOCT[15:0]														
	TASOCT[15:0]														

Bits	Bit name	RW-P	Initial value	Function description
			ОН	TAS Oper Cycle Time
		R-S		Update conditions:
04.0	TARROT			- HW: This register is updated to EATASCTC.TASACT when configuration
31:0	TASOCT			change occurs or when schedule start occurs. Refer to section 5.1.6.1.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.

(13) EATASGL0

Ethernet Agent TAS Gate Learn 0

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RSV														
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSV								TASGAL[TAS_RAM_AW-1:0]							

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW	RSV	R0-U	он	Reserved area. On read, 0 will be returned
				TAS Gate Address Learn
TAS_RAM_AW-1: 0	TASGAL	RW-S	0H	Functions:
				- Configures the address in which the TAS entry will be learnt

(14) EATASGL1

Ethernet Agent TAS Gate Learn 1

B31	30	29	28	27	27 26 25 24 23 22 21 20 19 18 17 16										
	RSV		TASGS L	TASGTL[27:16]											
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TASGTL[15:0]														

Bits	Bit name	RW-P	Initial value	Function description
31:29	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				TAS Gate State Learn
28	TASGSL	RW-S	0H	Functions:
				- Configures gate state
				TAS Gate Time Learn
27:0	TASGTL	RW-S	0H	Functions:
				- Configures gate time

(15) EATASGLR

Ethernet Agent TAS Gate Learn Result

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GL	RSV														
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSV														

Bits	Bit name	RW-P	Initial value	Function description
				Gate Learn
				Set conditions:
31	GL	R-S	0B	- HW: Writing EATASGL1 register will set this bit.
				Clear conditions:
				- HW: This bit will be de-asserted when learning is completed.
30:0	RSV	R0-U	он	Reserved area. On read, 0 will be returned

(16) EATASGR

Ethernet Agent TAS Gate Read

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			D.(2)./						T400	A DIT A O	DAM 41	M 4 01		
			RS	SV .						TASG	AR[TAS_	_RAM_A	VV-1:0J		

Bits	Bit name	RW-P	Initial value	Function description
31: TAS_RAM_AW	RSV	R0-U	он	Reserved area. On read, 0 will be returned
				TAS Gate Address Read
TAS_RAM_AW-1: 0	TASGAR	RW-S	0H	Functions:
				- Configures the address in which the TAS entry will be read

(17) EATASGRR

Ethernet Agent TAS Gate Read Result

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GR	RSV	TASRE F	TASGS R						TASGTI	R[27:16]					
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TASGT	R[15:0]							

Bits	Bit name	RW-P	Initial value	Function description
				Gate Read
				Set conditions:
31	GR	R-S	0B	- HW: Writing EATASGR register will set this bit.
				Clear conditions:
				- HW: This bit will be de-asserted when reading is completed.
30	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				TAS Read ECC Fail
				Update conditions:
29	TASREF	R-S	0H	- EATASGRR.GR clear event
				Functions:
				- Set to 1'b1 when an ECC error happens during reading.
				TAS Gate State Read
				Update conditions:
28	TASGSR	R-S	0H	- EATASGRR.GR clear event
				Functions:
				- Displays gate state read value.
				TAS Gate Time Read
				Update conditions:
27:0	TASGTR	R-S	0H	- EATASGRR.GR clear event
				Functions:
				- Displays gate time read value.

(18) EATASHCC

Ethernet Agent TAS Hardware Calibration Configuration

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RS	SV							
	ı		T			T			ı	T		ı	T		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TASJ	[15:0]							

Bits	Bit name	RW-P	Initial value	Function description
31:16	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				TAS Jitter
				Functions:
15:0	TASJ	RW-S	он	- Configure the jitter between the TAS data transmission decision and
				RMAC PHY interface [RMAC].
				- Refer to section 5.1.6.3

(19) EATASRIRM

Ethernet Agent TAS RAM Initialization Register Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							R	SV							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RS	21/							TASRR	TASRIO
						K	5 V							IASKK	G

Bits	Bit name	RW-P	Initial value	Function description
31:2	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				TAS RAM Ready
				Set conditions:
1	TASRR	R-S	ОН	- When EATASRIRM.TASRIOG is getting cleared.
				Clear conditions:
				- By writing 1 to EATASRIRM.TASRIOG .
				TAS RAM Initialization Ongoing.
				Set conditions:
				- SW: By writing 1 to this register. It starts TAS RAM initialization.
0	TASRIOG	R!=W-S	0B	Clear conditions:
U	IASKIUG	R!=W-S	UB	- HW: This bit is cleared when TAS RAM initialization is finished.
				Notes:
				- This process is required only once during initialization. This process cannot
				complete with TAS module already enabled (EATASC.TASE == 1'b1).

(20) EATASSM

Ethernet Agent TAS Status Monitoring.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RSV								TASSO
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSV				TASCT			TASO	GSIFRM	_PRIO_N	N-1:01		
							GS			1710	[. T.W.				

Bits	Bit name	RW-P	Initial value	Function description
31:17	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
16	TASSO	R-S	он	TAS Scheduler Ongoing Values: - 1'b0: TAS scheduler is not ongoing - 1'b1: TAS scheduler is ongoing Clear conditions: - HW: Being in RESET mode will clear this register.
15: FRM_PRIO_N+1	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned
FRM_PRIO_N	TASCTGS	R-S	1H	TAS Cut-Through Gate State Values: - 1'b0: Cut-through gate is closed - 1'b1: Cut-through gate is opened Restrictions: - HW: This register only exists if UCIAPRACE020_CT_ON is defined.
FRM_PRIO_N-1:0	TASGS	R-S	All1	TAS Gate State Values: - Bit i set to1'b0: Gate i is closed - Bit i set to 1'b1: Gate i is opened

3.3.2 TSNA Counter registers

(1) EAUSMFSECN

Ethernet Agent Switch Minimum Frame Size Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

USMFSEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_LOW_W-1:0	USMFSEN	RC-P	ОН	Under Switch Minimum Frame Size Error Number Functions: - This register counts the number of received data lost because of under switch minimum size error. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Reading this register clears it. Increment conditions: - HW: Incremented by 1 when a Under Switch Minimum Frame Size Error happens and if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

(2) EATFECN

Ethernet Agent TAG Filtering Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TFEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				TAG Filtering Error Number
				Functions:
				- This register counts the number of received data lost because of TAG
				filtering.
COUNT LOW W-1:0	TFEN	RC-P	0H	Clear conditions:
COONT_LOW_W-1.0	II LIN	IXO-I	011	- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when a TAG filter error happens and if this register
				has a value different than {{COUNT_LOW_W}{1'b1}}.

(3) EAFSECN

Ethernet Agent Frame Size Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

FSEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Frame Size Error Number
				Functions:
				- This register counts the number of received data lost because of a Frame
				Size Error.
COUNT LOW W-1:0	FSEN	RC-P	oн	Clear conditions:
COONT_LOW_W-1.0	ISLIN	KC-F	OIT	- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when a Frame Size Error happens and if this register
				has a value different than {{COUNT_LOW_W}{1'b1}}.

(4) EADQOECN

Ethernet Agent Descriptor Queue Overflow Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

DQOEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Descriptor Queue Overflow Error Number
				Functions:
				- This register counts the number of transmit data lost because of a
				Descriptor Queue Overflow Error.
COUNT LOW W-1:0	DQOEN	RC-P	0H	Clear conditions:
COONT_LOW_W-1.0	DQOEN	KC-P	UH	- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when a Descriptor Queue Overflow Error happens and
				if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

(5) EADQSECN

Ethernet Agent Descriptor Queue Security Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

DQSEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Descriptor Queue Security Error Number
				Functions:
				- This register counts the number of transmit data lost because of a
				Descriptor Queue Security Error.
COUNT LOW W-1:0	DQSEN	RC-P	0H	Clear conditions:
COUNT_LOVV_VV-1.0	DQSEN	KC-P	UH	- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when a Descriptor Queue Security Error happens and
				if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

(6) EACKSECN

Ethernet Agent ChecKSum Error CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

CKSEN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				ChecKSum Error Number
				Functions:
				- This register counts the number of received data lost because of checksum
				error.
COUNT LOW W-1:0	CKSEN	RC-P	0H	Clear conditions:
COONT_LOW_W-1.0	CNSEN	KC-P	UH	- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when a checksum error happens and if this register
				has a value different than {{COUNT_LOW_W}{1'b1}}.

(7) EALDCN

Ethernet Agent Lost Descriptor CouNter

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

LDN[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_LOW_W-1:0	LDN	RC-P	ОН	 Lost Descriptor Number Functions: When EATDRC.TDRM==1, this register counts the number of Lost Descriptor because of ECC Error at Descriptor Info RAM. Clear conditions: HW: Being in RESET mode will clear this register. SW: Reading this register clears it. Increment conditions: HW: Incremented by "the number of stored Descriptor in the queue" when ECC Error at Descriptor Info RAM happened in the queue and if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

(8) EARFCNEO0

Ethernet Agent Received Frame CouNter E-frame per Octets 0

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN0[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 64 Octets E-frames Number
				Functions:
				- This register counts when the number of octets in the received E-frame is
				64. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
				If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	ROEN0	RC-P	0H	(Count by the frame size before being processed by EAVCC.VIM.)
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received a E-frames is 64 octets and if this
				register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(9) EARFCNEO1

Ethernet Agent Received Frame CouNter E-frame per Octets 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN1[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 65 to 127 Octets E-frames Number
				Functions:
				- This register counts when the number of octets in the received E-frame is
				65 to 127. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W-1:0	ROEN1	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COONT_WED_W-1:0	ROENT	RC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received a E-frame is 65 to 127 octets and
				if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(10) EARFCNEO2

Ethernet Agent Received Frame CouNter E-frame per Octets 2

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN2[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_MED_W		RC-P	ОН	Received area. On read, 0 will be returned Received 128 to 255 Octets E-frames Number Functions: This register counts when the number of octets in the received E-frame is 128 to 255. Frame sizes are from "MAC address" to "FCS". Even if frame's FCS is removed by [RMAC], this will be counted with the size of FCS. If frame is tagged(S/C-TAG) by EAVCC.VIM, this will not be included. Clear conditions: HW: Being in RESET mode will clear this register. SW: Reading this register clears it. Increment conditions: HW: Incremented by 1 when received E-frames are 128 to 255 octets and if this register has a value different than {{COUNT MED W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(11) EARFCNEO3

Ethernet Agent Received Frame CouNter E-frame per Octets 3

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN3[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_MED_W-1:0		RC-P	ОН	Received 256 to 511 Octets E-frames Number Functions: - This register counts when the number of octets in the received E-frame is 256 to 511. Frame sizes are from "MAC address" to "FCS". Even if frame's FCS is removed by [RMAC], this will be counted with the size of FCS. If frame is tagged(S/C-TAG) by EAVCC.VIM, this will not be included. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Reading this register clears it. Increment conditions: - HW: Incremented by 1 when received E-frames are 256 to 511 octets and if this register has a value different than {{COUNT_MED_W}{1'b1}}. It will be counted regardless of the error frame (MAC error or buffer overflow).

(12) EARFCNEO4

Ethernet Agent Received Frame CouNter E-frame per Octets 4

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN4[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 512 to 1023 Octets E-frames Number
				Functions:
				- This register counts when the number of octets in the received E-frame is
				512 to 1023. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT_MED_W-1:0	ROEN4	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COOMT_WED_W-1.0	KOEN4	KC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received E-frames are 512 to 1023 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(13) EARFCNEO5

Ethernet Agent Received Frame CouNter E-frame per Octets 5

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN5[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 1024 to 1518 Octets E-frames Number
				Functions:
				- This register counts when the number of octets in the received E-frame is
				1024 to 1518. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W-1:0	ROEN5	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COONT_WED_W-1:0	ROENS	RC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received E-frames are 1024 to 1518 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(14) EARFCNEO6

Ethernet Agent Received Frame CouNter E-frame per Octets 6

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROEN6[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_MED_W-1:0	ROEN6	RC-P	ОН	Received 1519 or more Octets E-frames Number Functions: This register counts when the number of octets in the received E-frame is 1519 or more. Frame sizes are from "MAC address" to "FCS". Even if frame's FCS is removed by [RMAC], this will be counted with the size of FCS. If frame is tagged(S/C-TAG) by EAVCC.VIM, this will not be included. Clear conditions: HW: Being in RESET mode will clear this register. SW: Reading this register clears it. Increment conditions: HW: Incremented by 1 when received E-frames are 1519 or more octets and if this register has a value different than {{COUNT_MED_W}{1'b1}}. It will be counted regardless of the error frame (MAC error or buffer overflow).

(15) EARFCNPO0

Ethernet Agent Received Frame CouNter P-frame per Octets 0

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN0[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 64 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				64. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W 4.0	ROPN0	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	KOPNU	KC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 64 octets and if this
				register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(16) EARFCNPO1

Ethernet Agent Received Frame CouNter P-frame per Octets 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN1[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 65 to 127 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				65 to 127. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W 4.0	ROPN1	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	ROPINI	KC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 65 to 127 octets and
				if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(17) EARFCNPO2

Ethernet Agent Received Frame CouNter P-frame per Octets 2

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN2[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 128 to 255 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				128 to 255. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W-1:0	ROPN2	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_WED_VV-1.0	KOPINZ	KC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 128 to 255 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(18) EARFCNPO3

Ethernet Agent Received Frame CouNter P-frame per Octets 3

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN3[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 256 to 511 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				256 to 511. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W 4.0	ROPN3	RC-P	0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	ROPINS	RU-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 256 to 511 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(19) EARFCNPO4

Ethernet Agent Received Frame CouNter P-frame per Octets 4

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN4[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 512 to 1023 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				512 to 1023. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W 4.0	DODNA	RC-P	011	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	ROPN4	KC-P	0H	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 512 to 1023 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(20) EARFCNPO5

Ethernet Agent Received Frame CouNter P-frame per Octets 5

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN5[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
				Received 1024 to 1518 Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				1024 to 1518. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
	DODNE			size of FCS.
COUNT MED W-1:0		RC-P	ОН	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COOMI_WED_W-1.0	ROPN5	KC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 1024 to 1518 octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(21) EARFCNPO6

Ethernet Agent Received Frame CouNter P-frame per Octets 6

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ROPN6[COUNT_MED_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_MED_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
		50.5		Received 1519 or more Octets P-frames Number
				Functions:
				- This register counts when the number of octets in the received P-frame is
				1519 or more. Frame sizes are from "MAC address" to "FCS".
				Even if frame's FCS is removed by [RMAC], this will be counted with the
				size of FCS.
COUNT MED W 1:0	DODNO		0H	If frame is tagged(S/C-TAG) by EAVCC.VIM , this will not be included.
COUNT_MED_W-1:0	ROPN6	RC-P	UH	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Reading this register clears it.
				Increment conditions:
				- HW: Incremented by 1 when received P-frames are 1519 or more octets
				and if this register has a value different than {{COUNT_MED_W}{1'b1}}.
				It will be counted regardless of the error frame (MAC error or buffer overflow).

(22) EADQOECNPq (q=0..FRM_PRIO_N-1)

Ethernet Agent Descriptor Queue Overflow Error CouNter Priority q

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

DQOENPq[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_LOW_W-1:0	DQOENPq	RC-P	ОН	Descriptor Queue Overflow Error Number Priority q Functions: - This register counts the number of transmit data lost because of a Descriptor Queue Overflow Error Priority q. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Reading this register clears it. Increment conditions: - HW: Incremented by 1 when a Descriptor Queue Overflow Error happens on Priority q and if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

(23) EADQOECNCT

Ethernet Agent Descriptor Queue Overflow Error CouNter Cut Through

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

DQOENCT[COUNT_LOW_W-1:0]

Bits	Bit name	RW-P	Initial value	Function description
31:COUNT_LOW_W	RSV	R0-U	0H	Reserved area. On read, 0 will be returned
COUNT_LOW_W-1:0	DQOENCT	RC-P	ОН	Descriptor Queue Overflow Error Number Cut Through Functions: - This register counts the number of transmit data lost because of a Descriptor Queue Overflow Error Cut Through Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Reading this register clears it. Increment conditions: - HW: Incremented by 1 when a Descriptor Queue Overflow Error Cut Through happens and if this register has a value different than {{COUNT_LOW_W}{1'b1}}.

3.3.3 TSNA Interrupt registers

3.3.3.1 Error interrupt registers

(1) EAEIS0

Ethernet Agent Error Interrupt Status 0.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DCV				TASCT			TA C C I		A DDIO	N. 4.01		
			RSV				GEES			TASG	EESĮFKI	M_PRIO_	_N-1:0]		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		F0F	OLEDIA	DDIO N	4.01			01/050	TEE0	USMFS	L23UE	DSECC	PECC	TECC	DECC
FSES[FRM_PRIO_N-1:0]								CKSES	TFES	ES	CCES	ES	ES	ES	ES

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+ 17	RSV	R0-U	он	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGEES	R!=W-F	ОН	TAS Cut-Through Gate ECC Error Status Set conditions: - HW: This bit is set when an ECC error is detected while reading the TAS RAM to control cut-through gate. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to one of these bits will clear it. Error recovery: - HW: Cut-through gate go back to initial gate state. - SW: Nothing if it is acceptable to operate with cut-through gate in initial gate state else TAS disable -> TAS configuration or TAS disable or switch reset.
FRM_PRIO_N+15: 16	TASGEES	R!=W-P	ОН	TAS Gate ECC Error Status Set conditions: - HW: Bit q of this register is set when an ECC error is detected while reading the TAS RAM to control gate for descriptor queue q. (This flag is not set when SW reads the TAS RAM and an ECC error happens. In this case, ECC error detection should happen using EATASGRR.TASREF register). Clear conditions: - HW: Being in RESET mode will clear this register SW: Writing 1 to one of these bits will clear it. Error recovery: - HW: Gate q will go back to initial gate state SW: Nothing if it is acceptable to operate with corresponding gate in initial gate state else TAS disable -> TAS configuration or TAS disable or switch reset.

<u> </u>	1			
				Frame Size Error Status
				Set conditions:
				- HW: Bit q of this register is set when a frame bigger than EATMFSC.MFSq
				has been received for descriptor queue q.
FRM_PRIO_N+7:8	FSES	R!=W-P	0H	Clear conditions:
11444_1146_1417.6			011	- HW: Being in RESET mode will clear this register.
				- SW: Writing 1 to one of these bits will clear it.
				Error recovery:
				- HW: The current frame will be lost. Following data will be processed normally.
				- SW: System dependent, cannot de defined here.
				ChecKSum Error Status
				Set conditions:
				- HW: A checksum error has been detected. (Refer to section 5.2.1).
			Clear conditions:	
7	CKSES	DI W D		- HW: Being in RESET mode will clear this register.
7	CKSES	R!=W-P		- SW: Writing 1 to one of these bits will clear it.
				Error recovery:
				- HW: Frame is sent to Forwarding Engine [FWD] with local descriptor
				DESCR.CKSE bit set (Refer to section 5.2.1).
				- SW: System dependent, cannot de defined here.
				TAG Filtering Error Status
		R!=W-P		Set conditions:
				- HW: An unauthorized TAG format has been detected. (Refer to section
				5.2.1).
				Clear conditions:
6	TFES		0H	- HW: Being in RESET mode will clear this register.
				- SW: Writing 1 to one of these bits will clear it.
				Error recovery:
				- HW: Frame is sent to Forwarding Engine [FWD] with local descriptor
				DESCR.TFE bit set (Refer to section 5.2.1).
				- SW: System dependent, cannot de defined here.
				Under Switch Minimum Frame Size Error Status
				Set conditions:
				- HW: A frame smaller than "Switch Minimum Frame Size" has been
				transmitted data lost from RMAC.
				- HW: This error will happen with [RMAC] MEIS.RPOES or MEIS.REOES.
				- HW: This frame will not be counted by "TSNA Counter registers".
				Clear conditions:
5	USMFSES	R!=W-P	0H	- HW: Being in RESET mode will clear this register.
				- SW: Writing 1 to one of these bits will clear it.
				Error recovery:
				- HW: The frame is discarded.
				- SW: System dependent, cannot de defined here.
				Restrictions:
				If a frame is scraped by MEIS.FOES [RMAC], it will be filtered by this function.
	İ		L	in a marine is scraped by inicion Oco [NinAO], it will be intered by this fullction.



T	1	1	1	
				Layer 2/3 Update ECC Error Status
				Set conditions:
				- HW: When an ECC error has been detected while reading Layer 2/3 update
				information from the Layer 2/3 update RAM. This RAM is in the forwarding
				Engine [FWD] and is read by TSNA using L2/L3 update bus. The error is flag
				to TSNA using L23U.ERR [FWD].
4	L23UECCES	R!=W-P	0H	Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- SW: Writing 1 to this bit will clear it.
				Error recovery:
				- HW: Layer 2/3 update information corresponding frame is discarded.
				- SW: Refer to forwarding engine specification "Layer2/Layer3 Update ECC
				Error" [FWD]
				Descriptor ECC Error Status.
			ОН	Set conditions:
				- HW: When an ECC error has been detected while reading a descriptor from
		R!=W-P		the descriptor RAM.
				Clear conditions:
3	DSECCES			- HW: Being in RESET mode will clear this register.
	DOLCCES			- SW: Writing 1 to this bit will clear it.
				Error recovery:
				- HW: Loss of the descriptor. One or several pointers will be lost so the switch
				will continue operating but with a reduced Local RAM.
				- SW: Nothing if it is acceptable to operate with a reduced Local RAM else
				Switch reset.
				Pointer ECC Error Status.
				Set conditions:
				- HW: When an ECC error has been detected in a pointer from the fabric read
				interface.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
2	DECCES	ם אים	OLI	- SW: Writing 1 to this bit will clear it.
2	PECCES	R!=W-P	0H	Error recovery:
				- HW: Data fetching for the current frame will happen always in the same
				pointer. One or several pointers will be lost so the switch will continue
				operating but with a reduced Local RAM.
				- HW: Data will be sent to the RMAC with an error.
				- SW: Nothing if it is acceptable to operate with a reduced Local RAM else
				Switch reset.



				TAG ECC Error Status					
				Set conditions:					
				- HW: When an ECC error has been detected in a TAG from the fabric read					
				interface.					
				Clear conditions:					
1	TECCES	R!=W-P	ОН	- HW: Being in RESET mode will clear this register.					
1'	TLCCLS	IX:=VV-F	011	- SW: Writing 1 to this bit will clear it.					
				Error recovery:					
				- HW: Received invalid TAG because of ECC error will be set to 0 but tagging					
				from Layer2/Layer3 routing will still happen.					
				- HW: Data will be sent to the RMAC with an error.					
				- SW: Nothing.					
				Data ECC Error Status					
				Set conditions:					
			ОΗ	- HW: When an ECC error has been detected in a data from the fabric read					
				interface.					
				Clear conditions:					
0	DECCES	R!=W-P		- HW: Being in RESET mode will clear this register.					
				- SW: Writing 1 to this bit will clear it.					
				Error recovery:					
				- HW: Received invalid data because of ECC error will be set to 0.					
				- HW: Data will be sent to the RMAC with an error.					
				- SW: Nothing.					

(2) EAEIE0

Ethernet Agent Error Interrupt Enable 0.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			D0\/				TASCT			T400		4 0010	N. 4 01		
			RSV				GEEE			TASG	EEEĮFRI	M_PRIO_	_N-1:0]		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		F0F	EEDNA	DDIO N	4.01			01/055	TEEE	USMFS	L23UE	DSECC	PECC	TECC	DECC
	FSEE[FRM_PRIO_N-1:0]							CKSEE	TFEE	EE	CCEE	EE	EE	EE	EE

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+ 17	RSV	R0-U	он	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGEEE	R!=W-F	ОН	TAS Cut-Through Gate ECC Error Enable Values: - 1'b0: Interrupt disabled. - 1'b1: Interrupt Enabled. Set conditions: - Writing 1 to this bit will set it. Clear conditions: - HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.TASCTGEED register will clear this bit.
FRM_PRIO_N+15: 16	TASGEEE	R!=W-P	ОН	TAS Gate ECC Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID0.TASGEED bits will clear the corresponding bit in this register.
FRM_PRIO_N+7:8	FSEE	R!=W-P	ОН	Frame Size Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID0.FSED bits will clear the corresponding bit in this register.

				ChecKSum Error Enable
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt enabled.
7	CKSEE	R!=W-P		Set conditions:
				- Writing 1 to one of these bits will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.CKSED register will clear this bit.
				TAG Filtering Error Enable
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
6	TFEE	R!=W-P	0H	Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
		R!=W-P	ОН	
				Writing 1 to EAEID0.TFED register will clear this bit. Under Switch Minimum Frame Size Error Enable
	USMFSEE			
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
5				Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.USMFSED register will clear this bit.
				Layer 2/3 Update ECC Error Enable
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
4	L23UECCEE	R!=W-P	0H	Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.L23UECCED register will clear this bit.
				Descriptor ECC Error Enable
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt disabled.
2	DSECCEE	DI_W D	OH.	Set conditions:
3	DOECCEE	R!=W-P	0H	
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.DSECCED register will clear this bit.



Г	1	I	ı	
				Pointer ECC Error Enable
				Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
2	PECCEE	R!=W-P	0H	Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.PECCED register will clear this bit.
			ОН	TAG ECC Error Enable
	TECCEE	R!=W-P		Values:
				- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
1				Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.TECCED register will clear this bit.
				Data ECC Error Enable
				Values:
			ОН	- 1'b0: Interrupt disabled.
				- 1'b1: Interrupt Enabled.
0	DECCEE			Set conditions:
				- Writing 1 to this bit will set it.
				Clear conditions:
				- HW: Being in RESET mode will clear this register.
				- Writing 1 to EAEID0.DECCED register will clear this bit.



(3) EAEID0

Ethernet Agent Error Interrupt Disable 0.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DOV				TASCT			T400		M DDIO	N. 4. 01		
			RSV				GEED			TASG	EEDĮFRI	M_PRIO_	_N-1:0]		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FOED/FDM DDIO N 4 01							OKOED	1	USMFS	L23UE	DSECC	PECC	TECC	DECC
	FSED[FRM_PRIO_N-1:0]							CKSED	TFED	ED	CCED	ED	ED	ED	ED

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+ 17	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGEED	R0W-F	ОН	TAS Cut-Through Gate ECC Error Disable Functions: - Writing 1 to one of these bits will clear the corresponding bit in EAEIE0.TASCTGEEE register.
FRM_PRIO_N+15:	TASGEED	R0W-P	ОН	TAS Gate ECC Error Disable Functions: - Writing 1 to one of these bits will clear the corresponding bit in EAEIE0.TASGEEE register.
FRM_PRIO_N+7:8	FSED	R0W-P	ОН	Frame Size Error Disable Functions: - Writing 1 to one of these bits will clear the corresponding bit in EAEIE0.FSEE register.
7	CKSED	R0W-P	ОН	ChecKSum Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.CHSEE register.
6	TFED	R0W-P	0Н	TAG Filtering Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.TFEE register.
5	USMFSED	R0W-P	ОН	Under Switch Minimum Frame Size Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.USMFSEE register.
4	L23UECCED	R0W-P	ОН	Layer 2/3 Update ECC Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.L23UECCEE register.
3	DSECCED	R0W-P	он	Descriptor ECC Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.DSECCEE register.
2	PECCED	R0W-P	ОН	Pointer ECC Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.PECCEE register.
1	TECCED	R0W-P	ОН	TAG ECC Error Disable Functions: - Writing 1 to this bit will clear EAEIE0.TECCEE register.

				Data ECC Error Disable
0	DECCED	R0W-P	0H	Functions:
				- Writing 1 to this bit will clear EAEIE0.DECCEE register.

(4) EAEIS1

Ethernet Agent Error Interrupt Status 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	RSV GF								TASGES[FRM_PRIO_N-1:0]							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RSV									CULI	ES[FRM	_PRIO_N	N-1:0]			

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+17	RSV	R0-U	он	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGES	R!=W-F	ОН	 TAS Cut-Through Gate Error Status Set conditions: HW: This register is set when cut-through corresponding TAS gate has no time to fetch the next gate state value until it starts. Clear conditions: HW: Being in RESET mode will clear this register. SW: Writing 1 to one of these bits will clear it. Error recovery: HW: Gate with restart during next cycle. SW: If this error happens regularly, TAS should be reconfigured with a different schedule (software issue because the minimum gate time is not respected). During reconfiguration, this error will continue to happen until the new start time is reached and so, it should be ignored. Cautions: This error can happen for the following reasons: TAS start time EATASCSTC0/1 is set in the past, gPTP timer had an offset correction[gPTP], the minimum gate time is not respected.
FRM_PRIO_N+15:16	TASGES	R!=W-P	ОΗ	TAS Gate Error Status Set conditions: HW: Bit q of this register is set when descriptor queue q corresponding TAS gate had no time to fetch the next gate state value until it starts. Clear conditions: HW: Being in RESET mode will clear this register. SW: Writing 1 to one of these bits will clear it. Error recovery: HW: Gate with restart during next cycle. SW: If this error happens regularly, TAS should be reconfigured with a different schedule (software issue because the minimum gate time is not respected). During reconfiguration, this error will continue to happen until the new start time is reached and so, it should be ignored. Cautions: This error can happen for the following reasons: TAS start time EATASCSTC0/1 is set in the past, gPTP timer had an offset correction[gPTP], the minimum gate time is not respected (a gate time is smaller than 50ns + EATASHCC.TASJ).

15:FRM_PRIO_N-1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N-1	CULES	R!=W-P	ОН	CBS Upper Limit Error Status Set conditions: - HW: Bit q of this register is set when descriptor queue q corresponding CBS credits has reached its upper limit EACOULMq.CULq. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to one of these bits will clear it. Error recovery: - HW: Credit calculation stops at EACOULMq.CULq and no further credit are added until frame transmission for the corresponding queue. As a consequence, the queue throughput will be lower than expected. - SW: This error shouldn't happen. It is a software error (Setting TAS with gates which are partially covering each other can set this error).

(5) EAEIE1

Ethernet Agent Error Interrupt Enable 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	RSV TAS								TASGEE[FRM_PRIO_N-1:0]							
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RSV									CUL	EE[FRM	_PRIO_N	N-1:0]			

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+17	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGEE	Values: - 1'b0: Interrupt d - 1'b1: Interrupt E TASCTGEE R!=W-F 0H Set conditions: - Writing 1 to this Clear conditions: - HW: Being in Ri		 1'b0: Interrupt disabled. 1'b1: Interrupt Enabled. Set conditions: Writing 1 to this bit will set it.
FRM_PRIO_N+15:16	TASGEE	R!=W-P	он	TAS Gate Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID1.TASGED bits will clear the corresponding bit in this register.
15:FRM_PRIO_N-1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N-1	CULEE	R!=W-P	он	CBS Upper Limit Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID1.CULED bits will clear the corresponding bit in this register.

(6) EAEID1

Ethernet Agent Error Interrupt Disable 1

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
RSV TAS GE								TASGED[FRM_PRIO_N-1:0]								
B15	B15 14 13 12 11 10 9 8							7	6	5	4	3	2	1	0	
RSV										CULI	ED[FRM	_PRIO_N	N-1:0]			

Bits	Bit name	RW-P	Initial value	Function description
31:FRM_PRIO_N+17	RSV	R0-U	ОН	Reserved area. On read, 0 will be returned.
FRM_PRIO_N+16	TASCTGED	R0W-F	ОН	TAS Cut-through Gate Error Disable Functions: - Writing 1 to this bit will clear EAEIE1.TASCTGEE register.
FRM_PRIO_N+15:16	TASGED	R0W-P	ОН	TAS Gate Error Disable Functions: - Writing 1 to one of these bits will clear the corresponding bit in EAEIE1.TASGEE register.
15:FRM_PRIO_N-1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N-1	CULED	R0W-P	ОН	CBS Upper Limit Error Disable Functions: - Writing 1 to one of these bits will clear the corresponding bit in EAEIE1.CULEE register.

(7) EAEIS2

Ethernet Agent Error Interrupt Status 2.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
DIECCES[FRM_PRIO_N-1:0]									DQSES[FRM_PRIO_N-1:0]								
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
RSV CTDQC ES										DQO	ES[FRM	_PRIO_I	N-1:0]				

Bits	Bit name	RW-P	Initial value	Function description
FRM_PRIO_N+23:24	DIECCES	R!=W-P	ОН	Descriptor Info ECC Error Status. Set conditions: - HW: When EATDRC.TDRM==1, EATDQMq.DNQq>1 and an ECC error has been detected while reading Descriptor Info RAM for the queue[q]. The number of frames/descriptors lost due to this error is equal to the number of descriptors stored (EATDQMq.DNQq) in the queue. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to this bit will clear it. Error recovery: - HW: Loss of the descriptor. One or several pointers will be lost so the switch will continue operating but with a reduced Local RAM. - SW: Nothing if it is acceptable to operate with a reduced Local RAM else Switch reset.
FRM_PRIO_N+15:16	DQSES	R!=W-F	ОН	Descriptor Queue Security Error Status Set conditions: - HW: Bit q of this register is set when a non-Secure descriptor is received (FDESCR.SEC is not set [FWD]) and queue q is a secure queue (EATDQSC.TDQSL[q] is set) Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to this bit will clear it. Error recovery: - HW: Any non-Secure descriptor received for secure Descriptor queue will not be accepted by TSNA and will not be forwarded to CPU. - SW: System dependent, cannot de defined here.
15: FRM_PRIO_N+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.

FRM_PRIO_N	CTDQOES	R!=W-F	ОН	Cut-Through Descriptor Queue Overflow Error Status Set conditions: - HW: This register has exclusive two set conditions. 1) [TSNA is ongoing] (EAMC.OPC == 2'b11 and EAMS.OPS == 2'b11) Descriptor queue is "full (EACTDQDCq.CTDQD == EACTDQM.CTQDN)" and "not disabled (EATDQC.TCTDQD is not set)" when descriptor is received for cut-through descriptor. OR 2) [TSNA is (going) out of OPERATION] (EAMC.OPC != 2'b11) When descriptor is received for cut-through descriptor. Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to this bit will clear it. Error recovery: - HW: Any descriptor received for a full Descriptor queue will not be accepted by TSNA and will not be forwarded to RMAC [RMAC]. - SW: Initialize the state with Emergency reset flow [TOP] because pointers can disappear. So too many descriptors are received for the corresponding queue. EACTDQDC.CTDQD setting should be reviewed.
FRM_PRIO_N-1:0	DQOES	R!=W-P	ОН	Descriptor Queue Overflow Error Status [Cond1] [TSNA is ongoing] (EAMC.OPC == 2'b11 and EAMS.OPS == 2'b11) and a descriptor is received for queue q. [Cond2] Descriptor queue is "full (EATDQDCq.DQDq == EATDQMq.DNQq)" and "not disabled (EATDQC.TDQD[q] is not set). [Cond3] "EATDRC.TDRM == 1", (Descriptor queue is "full (EATDQDCq.DQDq == EATDQMq.DNQq)" or "descriptor RAM is full (Sum of EATDQMq.DNQq [q=0FRM_PRIO_N-1] == (DES_RAM_DP -FRM_PRIO_N *2))") and "not disabled (EATDQC.TDQD[q] is not set)". Set conditions: - HW: Bit q of this register is set because [Cond1] and [Cond2] OR [Cond1] and [Cond3] Clear conditions: - HW: Being in RESET mode will clear this register. - SW: Writing 1 to this bit will clear it. Error recovery: - HW: Any descriptor received for a full Descriptor queue will not be accepted by TSNA and will not be forwarded to RMAC [RMAC]. - SW: Too many descriptors are received for the corresponding queue. EATDQDCq.DQDq setting should be reviewed.

(8) EAEIE2

Ethernet Agent Error Interrupt Enable 2.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
DIECCEE[FRM_PRIO_N-1:0]									DQSEE[FRM_PRIO_N-1:0]								
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
RSV CTDQC EE										DQO	EE[FRM	_PRIO_I	N-1:0]				

Bits	Bit name	RW-P	Initial value	Function description
FRM_PRIO_N+23:24	DIECCEE	R!=W-P	ОН	Descriptor Info ECC Error Enable Values: - 1'b0 for bit q: Interrupt disabled for error q. - 1'b1 for bit q: Interrupt enabled for error q. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to bit q in EAEID2.DIECCED register will clear the bit q in this register.
FRM_PRIO_N+15:16	DQSEE	R!=W-F	ОН	Descriptor Queue Security Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID2.DQSED bits will clear the corresponding bit in this register.
15: FRM_PRIO_N+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
FRM_PRIO_N	CTDQOEE	R!=W-F	ОН	Cut-Through Descriptor Queue Overflow Error Enable Values: 1'b0: Interrupt disabled. 1'b1: Interrupt Enabled. Set conditions: Writing 1 to this bit will set it. Clear conditions: HW: Being in RESET mode will clear this register. Writing 1 to EAEID2.CTDQOED register will clear this bit.

FRM_PRIO_N-1:0	DQOEE	R!=W-P	ОН	Descriptor Queue Overflow Error Enable Values: - 1'b0 for bit i: Interrupt disabled for descriptor queue i. - 1'b1 for bit i: Interrupt enabled for descriptor queue i. Set conditions: - Writing 1 to one of these bits will set it. Clear conditions: - HW: Being in RESET mode will clear this register. - Writing 1 to one of EAEID2.DQOED bits will clear the corresponding bit in this register.
----------------	-------	--------	----	--

(9) EAEID2

Ethernet Agent Error Interrupt Disable 2.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DIECCED[FRM_PRIO_N-1:0]										DQS	ED[FRM	_PRIO_N	N-1:0]		
B15	B15						8	7	6	5	4	3	2	1	0
RSV								DQOED[FRM_PRIO_N-1:0]							
	ED														

Bits	Bit name	RW-P	Initial value	Function description
FRM_PRIO_N+23:24	DIECCED	R0W-P	ОΗ	Descriptor Info ECC Error Disable Functions:
1 KW_1 KIO_N+23.24	DIECCED			- Writing 1 to bit q in this register will clear bit q in EAEIE2.DIECCEE register.
				Descriptor Queue Security Error Disable
FRM_PRIO_N+15:16	DQSED	R0W-F	0H	Functions:
				- Writing 1 to one of these bits will clear the corresponding bit in
				EAEIE2.DQSEE register.
15: FRM_PRIO_N+1	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.
				Cut-Through Descriptor Queue Overflow Error Disable
FRM_PRIO_N	CTDQOED	R0W-F	0H	Functions:
				- Writing 1 to this bit will clear EAEIE2.CTDQOEE register.
			ОН	Descriptor Queue Overflow Error Disable
FRM PRIO N-1:0	DQOED	R0W-P		Functions:
TRIM_TRIO_R 1.0				- Writing 1 to one of these bits will clear the corresponding bit in
				EAEIE2.DQOEE register.

3.3.4 TSNA Security registers

(1) EASCR

Ethernet Agent Security Configuration Register.

B31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSV										DQR	SL[FRM	_PRIO_N	N-1:0]		
B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSV									CRSL	EIRSL	TASRS L	TGRSL	MCRSL	TRSL	MRSL

Bits	Bit name	RW-P	Initial value	Function description
31: FRM_PRIO_N+16	RSV	R0-U	он	Reserved area. On read, 0 will be returned.

				Descriptor queue Register Security Level.
				Values:
				- 1'b0 for bit q: Descriptor queue q registers can only be accessed by the APB secure
				interface
				- 1'b1 for bit q: Descriptor queue q registers can be accessed by both APBs
				Descriptor queue q registers include the following registers:
				- EATDQC.TDQD[q]
				- EATDQC.TDQD[q]
				- EATMFSCq
				- EATDQDCq
				- EATDQMq
				- EATDQMLMq
				- EACAEC.CE[q]
				- EACC.CC[q]
		RW-F		- EACAIVCq
				- EACAULCq
			он	- EACOEM.CE[q]
				- EACOIVMq
				- EACOULMq
FRM_PRIO_N+15:16	DQRSL			- EACGSM.CGS[q]
				- EAEISO.TASGEES[q]
				- EAEIS0.FSES[q]
				- EAEIE0.TASGEEE[q]
				- EAEIE0.FSEE[q]
				- EAEID0.TASGEED[q]
				- EAEID0.FSED[q]
				- EAEIS1.TASGES[q]
				- EAEIS1.CULES[q]
				- EAEIE1.TASGEE[q]
				- EAEIE1.CULEE[q]
				- EAEID1.TASGED[q]
				- EAEID1.CULED[q]
				- EAEIS2.DQOES[q]
				- EAEIE2.DQOEE[q]
				- EAEID2.DQOED[q]
				- EAEIS2.DIECCES[q]
				- EAEIS2.DIECCEE[q]
				- EAEIE2.DIECCED[q]
15: 7	RSV	R0-U	0H	Reserved area. On read, 0 will be returned.



				Counter Register Security Level.
				Values:
				- 1'b0: Counter registers can only be accessed by the APB secure interface
				- 1'b1: Counter registers can be accessed by both APBs
				Counter registers include the following registers:
				- EAUSMFSECN
				- EATFECN
				- EAFSECN
				- EADQOECN
				- EADQSECN
				- EACKSECN
				- EALDCN
				- EARFCNEO0
				- EARFCNEO1
6	CRSL	RW-F	0H	- EARFCNEO2
				- EARFCNEO3
				- EARFCNEO4
				- EARFCNEO5
				- EARFCNEO6
				- EARFCNPO0
				- EARFCNPO1
				- EARFCNPO2
				- EARFCNPO3
				- EARFCNPO4
				- EARFCNPO5
				- EARFCNPO6
				- EADQOECNPq
				- EADQOECNCT

				Frank Interrupt Deviator Cognitive Lovel
				Error Interrupt Register Security Level Values:
				- 1'b0: Error Interrupt registers can only be accessed by the APB secure interface
				- 1'b1: Error Interrupt registers can be accessed by both APBs
				Error Interrupt registers include the following registers:
				- EAEIS0.DECCES
				- EAEIS0.TECCES
				- EAEISO.PECCES
				- EAEISO.DSECCES
				- EAEISO.L23UECCES
				- EAEISO.USMFSES
				- EAEIS0.TFES
				- EAEISO.CKSES
				- EAEIE0.DECCEE
5	EIRSL	RW-F	0H	- EAEIE0.TECCEE
				- EAEIEO.PECCEE
				- EAEIEO.DSECCEE
				- EAEIE0.L23UECCEE
				- EAEIEO.USMFSEE
				- EAEIEO.TFEE
				- EAEIEO.CKSEE
				- EAEID0.DECCED
				- EAEID0.TECCED
				- EAEID0.PECCED
				- EAEIDO.DSECCED
				- EAEIDO.L23UECCED
				- EAEIDO.USMFSED
				- EAEID0.TFED
				- EAEIDO.CKSED

Values: 10-10-TAS registers can only be accessed by the APB secure interface 105: TAS registers can only be accessed by the APB unsecure interface 1AS registers include the following registers: EATASISS EATASISS EATASCTENC EATASCTENC EATASCTENC EATASCTEN EATASCTE EATASCTIN EATASCTE EATASCTIN EATASCTE EATASCTIN EATASCTE EATASCTIN EATASCTE EATASCTIN EATASCTE EATASCTIN EATASCTE EATASCTI EATASCTE EATASCTI EATASCTE EATASCTI EATASCTE EATASCT EATASC					TAC Demister Constitut and
100. TAS registers can only be accessed by the APB secure interface 101: TAS registers can only be accessed by the APB unsecure interface 175: TAS registers include the following registers: 1					TAS Register Security Level.
151: TAS registers can only be accessed by the APB unsecure interface TAS registers include the following registers: EATASC EATASCS EATASCS EATASCTENC EATASCTENM EATASCSTCI EATASCSTCI EATASCSTCI EATASCSTMI EATASCMI					
TAS registers include the following registers: EATASC EATASENCI EATASENCI EATASCENCI EATASCTENC EATASCTENC EATASCTEN EATASCSTO EATASCSTOI EATASCSTOI EATASCSTOI EATASCSTOI EATASCSTOI EATASCSTMI EATASCSTMI EATASCSTMI EATASCI EATASC					
A					
A					TAS registers include the following registers:
### 1					- EATASC
### CHANGE Company					- EATASIGSC
TASRSL RW-F OH EATASCISTON RW-F OH EATASCISTO ATASCISTMO EATASCISTMO FOR CITY EATASCISTMO EATASCISTMO FOR CITY EATASCISTMO EATASCISTMO FOR CITY EATASCISTMO EATASCISTMO FOR CITY EATASCIC FOR CITY FOR CITY EATASCIC FOR CITY FOR CITY FOR CITY EATASCIC FOR CITY FOR CIT					- EATASENCI
TASRSL					- EATASCTENC
TASRSL RW-F OH					- EATASENMi
4 TASRSL RW-F OH - EATASCST10 - EATASCSTM - EATASCTM - EATASCR - EATASCM - 19b: TAG (checksum also) registers can only be accessed by both APB secure interface - 19b: TAG (checksum also) registers can be accessed by both APBs - EAVCC - EAVTC - EAVTC - EAVTC - EACCSC - EAICDORC - EAECDORC					- EATASCTENM
- EATASCSTM0 - EATASCTM - EATASCTM - EATASCTM - EATASGL0 - EATASGL1 - EATASGL7 - EATASGL8 - EATASGR - EATASGR - EATASGR - EATASRR - EATASRR - EATASSINM - Ibi: TAG (checksum also) registers can only be accessed by both APBs ecure interface - 1bi: TAG (checksum also) registers can be accessed by both APBs - TAG registers include the following registers: - EAVCC - EAVTC - EAVTC - EAVTC - EACHORC - EAICDORC - EAICDORC - EAICDORC - EAICDORC - EAISDORC - EAISDORC - EAISDORC - EAECDORC - E					- EATASCSTC0
- EATASCTM - EATASCTM - EATASGLM - EATASGR - EATASGR - EATASGR - EATASHCC - EATASSIMM - EATASSIM - EATASC - EAVEC - EACOBC - EALCOBC -	4	TASRSL	RW-F	0H	- EATASCSTC1
TGRSL TGRSL RW-F OH TGRSL RW-F OH RW-F RW-F OH RW-R RW-R RW-R RW-R RW-R ANC registers can only be accessed by the APB secure interface 1 'b1: MAC registers can only be accessed by both APBs MAC registers included in this Ethemet agent RMAC [RMAC]. All register security					- EATASCSTM0
FORSIL A TORSIL				- EATASCSTM1	
FARSL RW-F MCRSL RW-F AC REATASGR - EATASGR - EATASGR - EATASGR - EATASGR - TASCR TAG Registers scale vevirity Level. Values: - 1'b0: MAC registers can only be accessed by both APBs MAC registers included in this Ethernet agent RMAC [RMAC]. All register security - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EATASCTC
FARSL RW-F MCRSL RW-F AC REATASGR - EATASGR - EATASGR - EATASGR - EATASGR - TASCR TAG Registers scale vevirity Level. Values: - 1'b0: MAC registers can only be accessed by both APBs MAC registers included in this Ethernet agent RMAC [RMAC]. All register security - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EATASCTM
3 TGRSL RW-F MCRSL RW-F MAC Register Security Level. - EATASGRR - EATASGRR - EATASRIRM - EATASSIRM - EATASRIRM - EATASSIRM - TAG Register Security Level. Values: - 1'b0: TAG (checksum also) registers can only be accessed by the APB secure interface - 1'b1: TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: - EAVCC - EAVTC - EACCC - EAVTC - EACCDRC - EALCDIRC - EALCDIRC - EALSDIRC - EALSDIRC - EAESDORC - E					- EATASGL0
FIGURE 1 A WASSL RW-F OH WASSL RW-F OH WASSLER - EATASGR - EATASHCC - EATASHM - EATASSM - Interface - 1'b0: TAG (checksum also) registers can only be accessed by the APB secure interface - 1'b1: TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: - EAVCC - EAVTC - EACHSC					
2 MCRSL RW-F OH RW-F O					
FIGURE 1 A WARREL 1 A WARREL 2 A WARREL 3 A WARREL 2 A WARREL 3 A WARREL					
FATASHCC EATASRIM TAGR Register Security Level. Values: 1 b): TAG (checksum also) registers can only be accessed by the APB secure interface 1 b): TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: EAVCC EAVTC EACKSC EAICDIRC EAICDIRC EAICDIRC EAICDIRC EAECDORC EAICDIRC EAECDORC TOWN ACCEPTION OF THE ACCENCY OF T					
FORSL TORRSL					
TGRSL RW-F OH RW-F RW-F OH RW-					
TAG Register Security Level. Values: - 1'b0: TAG (checksum also) registers can only be accessed by the APB secure interface - 1'b1: TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: - EAVCC - EAVTC - EAVTC - EACKSC - EAICDORC - EAICDORC - EAISDORC - EAISDORC - EASDORC - EAECDORC - INDICATE OR APB secure interface 2 MCRSL RW-F OH - 1'b1: MAC registers can only be accessed by the APB secure interface MAC Registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					
TGRSL RW-F OH FASL RW-F OH FASSECUTE A MCRSL RW-F OH					
TGRSL RW-F OH FASL RW-F OH FASL RW-F OH RW-F O					
Interface - 1'b1: TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: - EAVCC - EAVTC - EARTFC - EACKSC - EAICDORC - EAICDORC - EAICDORC - EASDORC - EAECDORC - INDICATE OF THE ORDER OF					
TGRSL RW-F OH - 1'b1: TAG (checksum also) registers can be accessed by both APBs TAG registers include the following registers: - EAVCC - EAVTC - EACKSC - EAICDORC - EAICDORC - EAISDORC - EAISDORC - EAISDORC - EAECD1RC - EAECD1RC - EAECD1RC - EAECD1RC - EAECD1RC - IN					
TAG registers include the following registers: - EAVCC - EAVTC - EARTFC - EACKSC - EAICDORC - EAICDORC - EAISDORC - EAISDORC - EAECDORC - IN THE CONTROL OF TH					
TGRSL RW-F OH - EAVTC - EARTFC - EACKSC - EAICDORC - EAISDORC - EAISDORC - EAISDORC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAESDORC - EAISDORC - EAESDORC - EAECDORC - EA					
TGRSL RW-F OH - EARTFC - EACKSC - EAICDORC - EAISDORC - EAISDORC - EAECDORC - EAESDORC - EAESDORC - EAESDORC - IN EAESDORC -					
TGRSL RW-F OH - EARTFC - EACKSC - EAICDORC - EAISDORC - EAISDORC - EAECDORC - EAESDORC - EAESDORC - EAESDORC - TOWN ACCOUNTY Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface MCRSL RW-F OH - 1'b1: MAC registers can be accessed by both APBS MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					
TGRSL RW-F OH - EACKSC - EAICDORC - EAISDORC - EAISDIRC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAESDORC - EAESDORC - EAESDORC - IN THE COMMON AND A COMMON A					
- EACKSC - EAICDORC - EAISDORC - EAISDORC - EAISDIRC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAECDORC - EAESDORC - EAESDORC - EAESDORC - IN ACT REGISTER Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface MCRSL RW-F OH - 1'b1: MAC registers can be accessed by both APBS MAC registers included in this Ethernet agent RMAC [RMAC]. All register security	3	TGRSI	RW-F	0H	- EARTFC
- EAICD1RC - EAISD0RC - EAISD1RC - EAECD0RC - EAECD1RC - EAESD1RC - EAESD1RC - EAESD1RC - HACK Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface MCRSL RW-F OH - 1'b1: MAC registers can be accessed by both APBS MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security				0	- EACKSC
- EAISDORC - EAECDORC - EAECDIRC - EAESDORC - EAESDORC - EAESDORC - EAESDORC - EAESDORC - EAESDIRC MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface AMCRSL RW-F OH - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAICDORC
- EAISD1RC - EAECD0RC - EAECD1RC - EAESD0RC - EAESD1RC - EAESD1RC MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface MCRSL RW-F OH - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAICD1RC
- EAECDORC - EAESDORC - EAESDORC - EAESDORC - EAESDORC - EAESDORC - LATERDORC					- EAISDORC
- EAECD1RC - EAESD0RC - EAESD1RC MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAISD1RC
- EAESDORC - EAESDIRC MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAECDORC
- EAESD1RC MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAECD1RC
MAC Register Security Level. Values: - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAESDORC
Values: - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security					- EAESD1RC
2 MCRSL RW-F 0H - 1'b0: MAC registers can only be accessed by the APB secure interface - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security				ОН	MAC Register Security Level.
2 MCRSL RW-F 0H - 1'b1: MAC registers can be accessed by both APBs MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security	2				Values:
MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security			RW-F		- 1'b0: MAC registers can only be accessed by the APB secure interface
MAC registers include the following registers: - All registers included in this Ethernet agent RMAC [RMAC]. All register security		MCRSL			- 1'b1: MAC registers can be accessed by both APBs
- All registers included in this Ethernet agent RMAC [RMAC]. All register security					MAC registers include the following registers:
					attribute in RMAC is Protected (P).



1	TRSL	RW-F	он	Transmission Register Security Level. Values: 1'b0: Transmission registers can only be accessed by the APB secure interface 1'b1: Transmission registers can be accessed by both APBs Reception registers include the following registers: EATDRC EAIRC EATDQSC EATDQAC
0	MRSL	RW-F	ОН	- EATPEC Mode Register Security Level. Values: - 1'b0: Mode registers can only be accessed by the APB secure interface - 1'b1: Mode registers can be accessed by both APBs Mode registers include the following registers: - EAMC - EAMS



4. Register utilization

4.1 Operation Modes

Table 4-1 describes ETHA operation modes.

Table 4-1: ETHA Operation Modes

Operation mode	GWMS.OPS value	Description
DISABLE	2'd1	 No transaction is ongoing. Only status registers are accessible for writing when the agent clock is enabled.
RESET	2'd0	 No transaction is ongoing. An internal Reset is asserted to reset ETHA logic with status registers (When a register is reset in RESET mode, it is mentioned in its description). No register is accessible for writing. RAM values are held.
CONFIG	2'd2	No transaction is ongoing. Static and some dynamic registers are accessible for writing.
OPERATION	2'd3	- Transactions are ongoing Dynamic registers are accessible for writing.

4.1.1 Operation mode transitions

Fig 4.1 shows the operating mode transitions.

A mode transition can be trigger by:

- Hardware reset.
- Software reset.
- Configuration of EAMC.OPC. In that case, mode transition will be confirmed by EAMS.OPS.




Fig 4.1: Operating mode transitions

Complementary information on transition conditions

ABPR:

- All the buffer pointers contained in the TSNA are release to the forwarding engine [FWD].

ATD:

- All the descriptors already received are processed and corresponding frames are transmitted to the Ethernet PHY.
- All ongoing reception frames are fully sent to the forwarding engine [FWD].
 MDIOS:
- MDIO has no ongoing access.

[Restrictions]

Software shall only trigger transitions shown to Fig 4.1.
 Exp: Don't directory transition from OPERATION to CONFIG.

[Notes]

In case there is no PHY TX/RX clock provided to [RMAC], the transition OPERATION to DISABLED may not be possible. Some products have a function to release this state. Writing 1'b1



MIOC.MIOC[0] [RMAC]. This is a debug (not supported) function for checking the cause.

4.2 Software flows

Restrictions:

SW: Please follow to the flow in this section.

4.2.1 Software flow legend

Software flow legend is described in Fig 4.2.




Fig 4.2: Software flow legend

4.2.2 Mode transition flow

The mode transition flow is described in Fig 4.3.




Fig 4.3: Mode transition flow

Notes:

- If SW already know that the clock is enabled, clock status check step can be skipped.
- If SW doesn't need to disable the agent clock in DISABLE mode (because it will go directly to another mode or because the clock never needs to be disabled), clock disable step can be skipped.

4.2.3 Reset flow

The reset flow is described in Fig 4.4.




Fig 4.4: Reset flow

4.2.4 Initialization flow

The initialization flow is described in Fig 4.5.




Fig 4.5: Initialization flow

Notes:

- For MACsec setting refer to "Initialization flow" of MACsec specification document [MACsec]
- For RMAC setting refer to RMAC specification document [RMAC]

4.2.5 Reinitialization flow

The reinitialization flow is described in Fig 4.6.




Fig 4.6: Reinitialization flow

4.2.6 TAS RAM reset flow

The TAS RAM reset flow is described in Fig 4.7.

Restrictions:




Fig 4.7: TAS RAM reset flow

4.2.7 CBS q setting flow (q=0.. FRM_PRIO_N-1)

The CBS q setting flow is described in Fig 4.8.

Restrictions:




Fig 4.8: CBS q setting flow

4.2.8 CBS q disabling flow (q=0.. FRM_PRIO_N-1)

The CBS q disabling flow is described in Fig 4.9.

Restrictions:




Fig 4.9: CBS q disabling flow

4.2.9 TAS setting flow

The TAS setting (and re-config) flow is described in Fig 4.10.

Restrictions:




Fig 4.10: TAS setting flow

4.2.10 TAS disabling flow

TAS disabling flow is described in Fig 4.11.

Restrictions:




Fig 4.11: TAS disabling flow

4.2.11 TAS enabling flow

TAS enabling flow is described in Fig 4.12.

Restrictions:

- This flow is not usable in RESET and DISABLE modes.
- TAS enabling flow can only be applied after TAS setting flow has been done at least one. By using TAS enabling flow, TAS will start will the schedule previously set with TAS setting flow.




Fig 4.12: TAS enabling flow

4.2.12 TAS entry i learn flow

The TAS entry i learn flow is described in Fig 4.13.

Restrictions:




Fig 4.13: TAS entry i learn flow

4.2.13 TAS entry i read flow

The TAS entry i read flow is described in Fig 4.14.

Restrictions:




Fig 4.14: TAS entry i read flow

4.2.14 Interrupt handling flow

The interrupt handling flow is described in Fig 4.15.

Restrictions:

- This flow is not usable in RESET mode.




Fig 4.15: Interrupt handling flow

4.2.15 Called software flows

The flows described in this section can only be called from other flows thanks to a "flow link" box (Fig 4.2) and cannot be used alone.

4.2.15.1 Full setting flow

The full setting flow is described in Fig 4.16.




Fig 4.16: Full setting flow

4.2.16 Register writable without software flow

This section describes registers that have not been described so far. These registers can be changed dynamically. (However, it is necessary that the initial settings such as the clock enabling have been completed.)



5. Functional details

5.1 Data Transmission

Ethernet Agent allows data transmission through the TSNA TX data path, The TX data path is described in Fig 5.1.




Fig 5.1: TSNA TX data path block diagram

The RX data path is separated in eleven blocks:

- Descriptor store: This block aims are storing the descriptor received from the Forwarding Engine [FWD] in the Descriptor RAM and read it to send it to the L2/L3 update.
- L2/L3 update: This block aims at fetching the L2/L3 update rules from the Forwarding Engine to update the frame while sending it.
- Frame time: This block aims at calculating how many ns a frame would take to be sent on the ethernet PHY for TAS arbitration. This block is here for TAS hardware purpose and its description is not required for switch utilization so it will not de described.
- Frame size check: This block checks the frame size and decide to forward or discard frames.
- Descriptor reject: This block aims at releasing the pointer of the frames rejected by Frame size control block. This block is here for switch hardware purpose and its description is not required for switch utilization so it will not de described.
- Cut-though: This block handles cut-through descriptor coming from forwarding engine [FWD].
- CBS: This block aims at shaping the data traffic per descriptor queue by controlling the data throughput per queue [802.1Qav].
- TAS: This block aims at shaping the data traffic per descriptor queue by controlling the data transmission with a schedule [802.1Qbv].
- Descriptor arbitration: Arbitrate between descriptors based on their descriptor queue using strict priority and/or WRR arbitration.
- TX data fetch: This block fetches the frame data from the local RAM, update it depending on the information obtained by L2/L3 update module and on VLAN control information and release the frame pointers. The pointer release is here for switch hardware purpose and its description is not required for switch utilization so it will not be described.
- RMAC: This block handles the data exchange with the Ethernet PHY. This block functionalities are described in the RMAC specification document [RMAC] so it will not de described.



5.1.1 Descriptor store

Descriptor store aims at storing the descriptors coming from the descriptor bus [FWD] in the descriptor RAM. This function is the same as the "Descriptor storage" function in the "Descriptor store" block in GWCA. Refer to GWCA specification for more details [GWCA] (The correspondence between TSNA and GWCA registers is described in Table 5-1).

Table 5-1: Descriptor store TSNA/GWCA register correspondence

Register/signal name in GWCA [GWCA]	Register name in TSNA
GWRDRC.RDRM	EATDRC.TDRM
GWIRC.IPVRi (i=07)	EAIRC.IPVRi (i=07)
GWRDQSC.RDQSL	EATDQSC.TDQSL
GWRDQC.RDQD	EATDQC.TDQD
GWRDQC.RDQP	EATDQC.TDQP
GWRDQDCq.DQDq (q=0 FRM_PRIO_N-1)	EATDQDCq.DQDq (q=0 FRM_PRIO_N-1)
GWRDQMq.DNQq (q=0 FRM_PRIO_N-1)	EATDQMq.DNQq (q=0 FRM_PRIO_N-1)
GWRDQMLMq.DMLQq (q=0 FRM_PRIO_N-1)	EATDQMLMq.DMLQq (q=0 FRM_PRIO_N-1)
GWEIS0.DSECCES	EAEIS0.DSECCES
GWEIS1.DQOES	EAEIS2.DQOES
GWEIS1.DQSES	EAEIS2.DQSES
GWEIS1.DIECCS	EAEIS2.DIECCS
GWLDCN.LDN	EALDCN.LDN

5.1.2 L2/L3 update

This Block is the same as the "L2/L3 update" block in GWCA. Refer to GWCA specification for more details [GWCA] (The correspondence between TSNA and GWCA registers is described in Table 5-2).

Table 5-2: L2/L3 update TSNA/GWCA register/signal correspondence

Register/signal name in GWCA [GWCA]	Register name in TSNA
GWEIS0.L23UECCES	EAEIS0.L23UECCES

5.1.3 Frame size check

Frame size check aims at checking if a frame has the right properties to be received by CPU using **EATMFSCq** (q=0..FRM_PRIO_N-1) registers.

Functions:

EATMFSCq (q=0.. FRM_PRIO_N-1) registers are used to set the maximum frame size accepted for each
descriptor queue. Any frame received for queue q with a size bigger than EATMFSCq.MFSq will be
discarded and EAEIS0.FSES[q] flag will be set. The frame size considered is the size of frame on the
PHY.



5.1.4 Cut-through

Cut-through controls the cut-through descriptors queue to store cut-through descriptors received from Forwarding Engine [FWD] using **EATDQC.TCTDQD**, **EACTQC.CTQD** and **EACTDQDC.CTDQD** registers and can be monitored using **EACTDQM.CTQDN** and **EACTDQMLM.CTDMLQ** registers.

Functions:

- **EATDQC.TCTDQD** register is used to disable the cut-through queue. If the cut-through queue is disabled, eha_ct_ready bit will be de-asserted, and no descriptor will be stored in it.
- **EACTQC.CTQD** is used to control the number of clocks that should be waited after receiving a cutthrough descriptor to be able to send it for transmission. As a result, the Cut-through send queue that is delayed may be established later than the Mirroring send queue for the same frame.
- **EACTDQDC.CTDQD** register is used to set the maximum number of descriptors that can be stored in the cut-through descriptor queue. If the descriptor queue becomes full (**EACTDQDC.CTDQD** == **EACTDQM.CTQDN**) eha_ct_ready signal will be de-asserted. If a descriptor is received for cut-through descriptor queue while it is full, the descriptor will not be stored and **EAEIS2.CTDQOES** flag will be set.
- **EACTDQM.CTQDN** register is used to monitor the current number of descriptors in the cut-through descriptor queue.
- EACTDQMLM.CTDMLQ register is used to monitor the maximum number of descriptors that has been held in cut-through descriptor queue since the previous reset or previous time corresponding this has been read.

- SW: All the cut-through registers which are not captured under the security level in IP spec will be only accessible by the APB secure interface.
- HW: Cut-through forwarding should not be set for ingress ports in Port-based VLAN mode because cut-through can only forward frame as they were received. (EAVCC.VIM set to 1'b0)



5.1.5 CBS (Credit-based shaper) [802.1Qav]

CBS aims at shaping the data traffic per descriptor queue by controlling the data throughput per queue using **EACAEC.CE**, **EACC.CC**, **EACAIVCq.CIVq** ($q = 0..FRM_PRIO_N-1$) and **EACAULCq.CULq** ($q=0..FRM_PRIO_N-1$) registers and can be monitored using **EACOEM.CE**, **EACOIVMq.CIVq** ($q=0..FRM_PRIO_N-1$), **EACOULMq.CULq** ($q=0..FRM_PRIO_N-1$) and **EACGSM.CGS** registers and, **EAEIS1.CULES** interrupt register.

Functions:

- **EACAEC.CE** register is used to enable/disable CBS modules.
- EACAIVCq.CIVq register is used to configure descriptor queue q CBS throughput.
- EACAULCq.CULq register is used to configure the maximum credit number that can be stored in
 descriptor queue q CBS module. It is used to monitor CBS module corresponding descriptor queue has
 been applied a too long back pressure due to high priority non-CBS-Shaped queues interference traffic
 or due to queue open time partial overlapping in TAS. If too much back pressure has been applied to a
 CBS related descriptor queue, corresponding EAEIS1.CULES flag will be set.
- EACC.CC register is used to apply configurations set in EACAEC.CE, EACC.CC, EACAIVCq.CIVq and EACAULCq.CULq register by coping them to EACOEM.CE, EACOIVMq.CIVq and EACOULMq.CULq registers.
- EACOEM.CE register is used to monitor which descriptor queue as its CBS module enabled.
- **EACOIVMq.CIVq** register is used to monitor the current throughput set for descriptor queue q.
- **EACOULMq.CULq** register is used to monitor the current maximum credit number for descriptor queue q.
- **EACGSM.CGS** register is used to monitor which queue is allowed by CBS to transmit.
- **EAEIS1.CULES** register is used to flag CBS Upper Limit Errors.
- When using **MACsec**, the frame output by PHY-IF is expected to increase by 32 bytes or more compared to the frame output by MAC(ETHA)-IF. Please set **EACOIVMq.CIVq** taking this increase in frame amount. Specifically, "Credit of actual frame size = Subtracted credit + Credit of MACsec dedicated", so the actual transfer rate will be higher than the setting.

5.1.5.1 CBS setting

CBS setting should follow equation (1) and equation (2). While setting descriptor queue q CBS, CIV should be set to **EACAIVCq.CIVq** register and CUL should be set to **EACAULCq.CULq** register.

(1) CIV[byte/cycle] = ((portTransmitRate[bps] / 8) * (bandwidthFraction[%] / 100)) / clk_f[Hz] * (CycleTime / GateOpenTime)

For example, when *portTransmitRate* is 1Gbps, *bandwidthFraction* is 25% and clk_f is 200MHz, CIV is 0.15625. CIV[19:16] = 0 CIV[15:0] = 0.15625 * 2^16 = 10,240 = 2800H

(2) CUL[byte] = (maxInterferenceSize[bit] * clk_f[Hz] / portTransmitRate[bps] + requestDelay[cyc]) * CIV[byte/cycle]

Where:

- portTransmitRate is the TSNA link throughput [RMAC].
- bandwidthFraction is the percentage of bandwidth that the CBS corresponding should use.
- clk_f is the clock clk frequency.
- (CycleTime / GateOpenTime) is the ratio between the current TAS cycle time (EATASCTM.TASOCT) and the time the CBS corresponding descriptor queue TAS gate is opened during



EATASCTM.TASOCT time. When TAS is disabled, (CycleTime / GateOpenTime) is equal to 1.

- maxInterferenceSize is the maximum size of any burst of traffic that can delay the transmission of a frame that is available for transmission for this traffic class (refer to section 5.1.5.2).
- requestDelay is the time required from descriptor reception to frame transmission ready and is fixed to 50 cycles.

Restrictions:

- SW: All CBS bandwidthFraction sum should be smaller than 70% for queues with simultaneously opened TAS gates.

5.1.5.2 Maximum interference size calculation

The maximum interface *maxInterferenceSize* size can be calculated for a queue q using per equation (3). Each interference size includes preamble and interframe gap (IFG).

(3) $maxInterferenceSize = queueInterferenceSizeLow + queueInterfereSize + <math>\Sigma_i$ (queueInterferenceSizeHigh[i])

Where:

- queueInterferenceSizeLow is the interference created by all the queues which have a priority smaller than q. This interface size is equal to (queueLowMaxSize+20)*8 where queueLowMaxSize is **EATMFSCi.MFSi** maximum values for all i smaller than q.
- queueInterfereSize is the interfere created by queue q and is equal to (EATMFSCq.MFSq+20)*8
- queueInterferenceSizeHigh[i] is the interference created by queue i with a higher priority than q. If CBS is enabled for queue i, queueInterferenceSizeHigh[i] is equal to (EATMFSCi.MFSi + queueLowMaxSize + 40)*8 where queueLowMaxSize is EATMFSCj.MFSj maximum values for all j smaller than i. If CBS is disabled for queue i, queueInterferenceSizeHigh[i] is equal to (MaxFrameBurst*EATMFSCi.MFSi + queueLowMaxSize + 40)*8 where queueLowMaxSize is EATMFSCj.MFSj maximum values for all j smaller than i and where MaxFrameBurst is the maximum number of frames that can be expected in a burst. MaxFrameBurst is a variable which is system dependent and cannot de defined here.

5.1.6 TAS (Time Aware Shaper) [802.1Qbv]

TAS aims at shaping the data traffic per descriptor queue by controlling a AVTP based schedule using EATASC, EATASIGSC, EATASENCI (i=0..FRM_PRIO_N-1), EATASCTENC, EATASCSTC0/1, EATASCTC, EATASGL0/1, EATASGLR, EATASHCC registers and can be monitored using ENTASENMI (q=0..FRM_PRIO_N-1), EATASCTENM, EATASCSTM0/1, EATASCTM, EATASGR, EATASGRR, EATASRIRM, EATASSM registers and, EAIEIS0.TASGES, EAIEIS0.TASCTGES, EAIEIS1.TASGES and EAIEIS1.TASCTGES interrupt registers.

Functions:

- EATASC register is used for TAS configuration and enabling.
- **EATASIGSC** register is used to set the initial gate states.
- **EATASENCi** register is used to set the number of entries used in TAS RAM by gate i.
- **EATASCTENC** register is used to set the number of entries used in TAS RAM by cut-through gate.
- **EATASCSTC0/1** registers are used to set the cycle start time.
- EATASCTC register is used to set the cycle time.
- **EATASGL0/1** and **EATASGLR** registers are used to write entries in the TAS RAM.
- **EATASHCC** is used to set the TAS jitter caused by to the switch architecture.



- **ENTASENMi** register is used to monitor the number of entries used in the TAS RAM by gate i for the ongoing schedule.
- **EATASCTENM** register is used to monitor the number of entries used in the TAS RAM by cut-through gate for the ongoing schedule.
- **EATASCSTM0/1** registers are used to monitor the next cycle start time for the ongoing schedule.
- **EATASCTM** register is used to monitor the cycle time for the ongoing schedule.
- **EATASGR** and **EATASGRR** registers are used to read entries in the TAS RAM.
- **EATASRIRM** register is used to initialize TAS RAM entries to Allo.
- **EATASSM** register is used to monitor TAS operation.
- **EAIEISO.TASGEES** and **EAIEISO.TASCTGEES** registers are used to monitor gate which returned in initial gate state because of an ECC error.
- EAIEIS1.TASGES and EAIEIS1.TASCTGES registers are used to monitor gates errors due to a lack
 of time to read the TAS RAM.



5.1.6.1 TAS general behavior

TAS module is a scheduler which allows frames to be transmitted depending on their descriptor queue and time by allowing frame transmission when its corresponding gate is opened. TAS scheduler uses as time reference a 64-bit AVTP timer (derived from gPTP timer [gPTP]). TAS general behavior can be summed up in four categories, TAS enabling, TAS configuration change, TAS disabling, and gPTP offset correction recovery [gPTP] explained in this section and TAS schedule itself is explained in section 5.1.6.2.

Restrictions:

- HW: TAS module does not support 64-bit AVTP timer overflows.

(1) TAS enabling

TAS enabling happens when TAS is set while being disabled (EATASC.TASE not set).

(a) TAS enabling in the future

TAS module can be such as its schedule starts in the future. TAS behavior when its schedule starts in the future is described in Fig 5.2. The schedule used in this figure is just an example and not correspond to anything relevant for TAS general behavior explanation.

Restrictions:

- SW: To enable TAS in the future, it should be insured that **EATASC.TASE** gets set before the AVTP timer reaches the following time: {**EATASCSTC1**, **EATASCSTC0**} – 2***EATASCTC.TASACT**.




Fig 5.2: TAS behavior when its schedule starts in the future

- HW: When EATASC.TASE gets set an ongoing frame would cross a gate close state if its initial gate state is closed.
- HW: If EATASC.TASE gets set such as an ongoing frame does not have the time to finish transmitting before {EATASCSTC1, EATASCSTC0} is reached, the ongoing frame could cross a gate close state in the schedule first cycle.
- HW: If EATASC.TASE gets set between {EATASCSTC1, EATASCSTC0} 2*EATASCTC.TASACT and {EATASCSTC1, EATASCSTC0} there is a possibly that enabling could not happen properly and



TAS module will recover during 2*cycle_time[ns] from the start of the new cycle where cycle_time is the schedule cycle time set in **EATASCTC**.

(b) TAS enabling in the past

TAS module can be such as its schedule should have started in the past. TAS behavior when its schedule should have started in the past is described in Fig 5.3. The schedule used in this figure is just an example and not correspond to anything relevant for TAS general behavior explanation.




Fig 5.3: TAS behavior when its schedule should have started in the past

TAS recovery time (tas_recovery_time) maximum value can be calculated by equation (4).

(4) tas_recovery_time[ns] = clk_period[ns]*(tase_set_time[ns] - start_time[ns])/cycle_time[ns] + 2*cycle_time[ns]

Where:

- clk_period is the clock clk period.
- tase_set_time is the AVTP timer time at which the **EATASC.TASE** has been set.
- start_time is the AVTP timer time at which the schedule has been set to start ({EATASCSTC1, EATASCSTC0})
- cycle_time is the schedule cycle time set in **EATASCTC**.

Functions:

- Equation (4) comes from the fact that TAS will switch its start time by *cycle_time* every clock during recovery. A problem resulting from that is that the recovery time increase proportionality with tase_set_time[ns] - start_time[ns]. To avoid this issue, TAS is able to switch its start time by 256^{i*}cycle_time (i=0..6) every clock when start time is too far in the past.

- HW: Because of the start setting in the past, the hardware guardband cannot be ensured from **EATASC.TASE** setting time to the end of the first cycle (frames could cross a gate close state).
- HW: Because of the start setting in the past, **EAEIS1.TASGES** and/or **EAEIS1.TASCTGES** gate errors



could be set.

(2) TAS configuration change

TAS configuration change happens when TAS is set while being enabled (EATASC.TASE already set).

(a) TAS configuration change in the future

TAS module can be such as its schedule is re-configured in the future. TAS behavior when its schedule is re-configured in the future is described in Fig 5.4. The schedule used in this figure is just an example and not correspond to anything relevant for TAS general behavior explanation.

Restrictions:

SW: To enable TAS in the future, it should be insured that EATASC.TASCC gets set before the AVTP timer reaches the following time: {EATASCSTC1, EATASCSTC0} – 2*EATASCTC.TASACT.




Fig 5.4: TAS behavior when its schedule is re-configured in the future

Restrictions:

- HW: If EATASC.TASCC gets set between {EATASCSTC1, EATASCSTC0} – 2*EATASCTC.TASACT and {EATASCSTC1, EATASCSTC0} there is a possibly that configuration change could not happen properly and TAS module will recover during 2*cycle_time[ns] from the start of the new cycle where cycle_time is the schedule cycle time set in EATASCTC.

(b) TAS configuration change in the past

TAS module can be such as its schedule re-configuration should have happened in the past. TAS behavior when its schedule re-configuration should have happened in the past is described in Fig 5.5. The schedule used in this figure is just an example and not correspond to anything relevant for TAS general behavior explanation.




Fig 5.5: TAS behavior when its schedule re-configuration should have happened in the past

TAS recovery time (tas recovery time) maximum value can be calculated by equation (5).

(5) $tas_recovery_time[ns] = clk_period[ns]*(tascc_set_time[ns] - restart_time[ns])/cycle_time[ns] + 2*cycle_time[ns]$

Where:

- clk_period is the clock clk period.
- tascc_set_time is the AVTP timer time at which the EATASC.TASCC has been set.
- restart_time is the AVTP timer time at which the schedule has been set to restart ({EATASCSTC1, EATASCSTC0})
- cycle_time is the schedule cycle time set in **EATASCTC**.

Functions:

- Equation (5) comes from the fact that TAS will switch its start time by cycle_time every clock during recovery. A problem resulting from that is that the recovery time increase proportionality with tase_set_time[ns] - start_time[ns]. To avoid this issue, TAS is able to switch its start time by 256i*cycle_time (i=0..6) every clock when start time is too far in the past.

- HW: Because of the start setting in the past, the hardware guardband cannot be ensured from **EATASC.TASCC** setting time to the end of the first new cycle (frames could cross a gate close state).
- HW: Because of the start setting in the past, **EAEIS1.TASGES** gate errors could be set.



(3) TAS disabling

TAS module can be disabled during run-time. TAS behavior when its schedule is disabled is described in Fig 5.6. The schedule used in this figure is just an example and not correspond to anything relevant for TAS general behavior explanation.




Fig 5.6: TAS behavior when its schedule is disabled

(4) gPTP offset correction recovery [gPTP]

gPTP timer control loop in normal condition correct the gPTP timer using the gPTP incremental value. In this case the gPTP timer should be incremented every clock by around *clk_period* ns (clock clk period) and TAS will operate normally. However, when the gPTP timer is deviating from its corresponding master timer value, it can happen that software corrects the gPTP offset value instead of the incremental value, so, the gPTP timer (so also the AVTP timer) will jump in time like described in Fig 5.7. In this case TAS won't be able to operate normally and has to recover as described in Fig 5.8.




Fig 5.7: gPTP offset correction




Fig 5.8: TAS recovery during gPTP offset correction

TAS recovery time (tas_recovery_time) maximum value can be calculated by equation (6).

(6) tas_recovery_time[ns] = clk_period[ns]*gptp_jump_time[ns]/cycle_time[ns] + 2*cycle_time[ns]

Where:

- clk_period is the clock clk period.
- gptp jump time is the time that has been jumped by the gPTP time.
- cycle_time is the schedule cycle time contained in **EATASCTM** register.

Functions:

- For gPTP offset correction in the future, equation (6) comes from the fact that TAS will switch its start time by *cycle_time* every clock during recovery. A problem resulting from that is that the recovery time increase proportionality with *tase_set_time[ns]* – *start_time[ns]*. To avoid this issue, TAS is able to switch its start time by 256i*cycle_time (i=0..6) every clock when AVTP timer is too far in the future.

- HW: Because of the gPTP offset correction, the hardware guardband cannot be ensured from the gPTP offset correction event time to the end of the first new cycle (frames could cross a gate close state).
- HW: Because of the gPTP offset correction, EAEIS1.TASGES and/or EAEIS1.TASCTGES gate errors could be set.
- HW: If gptp_jump_time is too small (less than 2*cycle_time), it can happen that the TAS cannot go back to initial gate states. The recovery will still happen.
- HW: For gPTP offset correction in the past, TAS is not able to switch its start time by 256^{i*} cycle_time (i=0..6) every clock so a gPTP offset correction too far in the past could result in a too long recovery time.



5.1.6.2 TAS schedule

TAS schedule defines at which moment of a cycle a queue is allowed to transmit frames. A TAS schedule should be learnt in the TAS RAM using TAS RAM learning functionality. TAS entry format, TAS entry learning function, TAS entry reading function and conversion between TAS schedule to a set of TAS entries are described in this section.

(1) TAS entry format

The TAS RAM is used to store TAS entries which compose the TAS schedule. A TAS entry contains the information of a gate state. All the fields in this table, if quoted, will be written **TAS.{Field name}**. Table 5-3 describes fields contained in a TAS entry.

Table 5-3: TAS entry format

Field name	Field size (bit)	Field Explanation
GS	1	Gate state Values: - 1'b0: Gate state is closed - 1'b1: Gate state is opened
GТ	28	Gate time Functions: - Values of time in nanoseconds associated to the entry gate state TAS.GS

(2) TAS entry learning

Learning is used to overwrite entries in the TAS RAM. Table 5-4 describes register used to learn an entry in the TAS RAM. There is no learning result because learning never fails.

Table 5-4: TAS entry learn registers

Register name	Field name/corresponding field in TAS RAM	Field explanation
EATASGL0.TASGAL	Entry address	Not present in TAS RAM, new entry will be written at this address
EATASGL1.TASGSL	TAS.GS	Refer to section 5.1.6.2(1)
EATASGL1.TASGTL	TAS.GT	Refer to section 5.1.6.2(1)

(3) TAS entry reading

Reading is used to read entries in the TAS RAM. Table 5-5 describes register used to read an entry in the TAS RAM. Table 5-6 describes the read results.

Table 5-5: TAS entry read registers

Register name	Field name/corresponding field in TAS RAM	Field explanation
EATASGR.TASGAR	Entry address	Not present in TAS RAM, entry will be read from
	,	this address

Table 5-6: TAS entry read result

Register name	Field name/corresponding field in TAS RAM	Field explanation
EATASGRR.TASGSR	TAS.GS	Refer to section 5.1.6.2(1)
EATASGRR.TASGTR	TAS.GT	Refer to section 5.1.6.2(1)
EATASGRR.TASREF	Reading ECC Fail	Reading failed because of an ECC error.



(4) Conversion between TAS schedule to a set of TAS entries

(a) Schedule example

Fig 5.9 describes a basic schedule example with basic gate behavior and recommendations about what not to do while designing a schedule.




Fig 5.9: Schedule example and recommendations

Restrictions:

 SW: All p-Frames queues (EATPEC.TTQ corresponding bit set to 1'b1) should be opened simultaneously. For preemption, refer to section 5.1.7.2

(b) Schedule setting

Fig 5.10 describes how to convert a schedule into a set of TAS entries and how to set the schedule corresponding register through an example.




Fig 5.10: Schedule example

Restrictions:

- SW: Each gate time (T₀, T₁, T₂, T₃, T₄ in Fig 5.10) should be greater or equal to 50ns + EATASHCC.TASJ.

(5) Gate open time calculation

Restrictions:

- SW: In order to avoid TAS module from clogging, gate open time should respect a minimum time value *minimumOpenTime* per queue. This time can be calculated by equation (7) for e-queues and equation (8) for p-queues (for pre-emption explanation, refer to section 5.1.7.2).
- (7) minimumOpenTime[ns] = (maximumFrameSize[byte]*8 + 160) / portTransmitRate[Gbps] + jitter[ns] + clk_period[ns]
- (8) $minimumOpenTime[ns] = (MinimumFragmentSize[byte]*8 + 704) / portTransmitRate[Gbps] + jitter[ns] + clk_period[ns]$

Where:

- minimumOpenTime is the smallest open time for a gate in the schedule
- maximumFrameSize is the maximum frame size a queue can receive. Its value for descriptor queue q is equal to **EATMFSCq.MFSq**.
- portTransmitRate is the TSNA link throughput [RMAC].
- Jitter is the internal jitter set in **EATASHCC.TASJ** register.
- *clk_period* is the clock clk period.
- MinimumFragmentSize is the minimum fragment size set in EATPEC.AFS register.



5.1.6.3 TAS hardware calibration

TAS transmission authorization is given to a frame before the frame read by TX data fetch block appends and before frame is sent to RMAC for transmission. Because of that, there is an internal minimum latency and an internal maximum jitter (Fig 5.11) that should be taken in account while setting TAS module. Latency calibration should be handled by SW and jitter calibration should be set by SW and will be handled by HW. In this section will be described how to calibrate the TAS module in latency and jitter until the PHY interface [RMAC], but, by adding, for example, the minimum latency and the maximum jitter until the next IP PSFP gate fileting module, it can be possible to calibrate the TAS to it.




Fig 5.11: Minimum latency and maximum jitter

(1) Latency calibration

Because of the internal minimum latency, with a non-calibrated schedule a frame would always start transmitting late on the PHY interface [RMAC]. To correct this phenomenon, the TAS schedule should always be in advance compared to the expected schedule of the minimum latency between the TAS transmission decision and the actual transmission on the PHY interface (Fig 5.12). This minimum latency is described in Table 5-7. To calibrate the schedule, the software should always subtract the minimum latency from the cycle start time before setting it in **EATASCSTC0/1** registers.




Fig 5.12: Minimum latency calibration

 PHY speed
 Minimum latency when pre-emption disabled (EATPEC.TTQ set to All0)

 10Mbps
 10*clk_period[ns] + 11*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

 100Mbps
 10*clk_period[ns] + 12*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

 1Gbps
 10*clk_period[ns] + 13*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

 2.5Gbps
 10*clk_period[ns] + 13*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

 5Gbps
 10*clk_period[ns] + 12*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

 10Gbs
 10*clk_period[ns] + 11*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

Table 5-7: Minimum latency values

PHY speed	Minimum latency when pre-emption enabled (at least one bit of EATPEC.TTQ set to 1'b1)
10Mbps	3*clk_period[ns] + 11*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]
100Mbps	3*clk_period[ns] + 12*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]
1Gbps	3*clk_period[ns] + 13*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]
2.5Gbps	3*clk_period[ns] + 13*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]
5Gbps	3*clk_period[ns] + 12*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]
10Gbs	3*clk_period[ns] + 11*clk_phy_tx_period[ns] + fabricLatency[ns] + MACsecLatency[ns]

Where:

- clk period is the clock clk period.
- *clk_phy_tx_period* is the clock clk_phy_tx period.
- fabricLatency is the latency induced by the fabric. Refer to fabric specification document for calculation [FAB].
- MACsecLatency = Please refer to Latency_TX_MIN [MACsec] (If disabling MACsec, this is 0)



(2) Jitter calibration

Because of the internal maximum jitter, with a non-calibrated schedule a frame would always finish transmitting late on the PHY interface [RMAC]. To correct this phenomenon, a TAS schedule opened gate should always be closed in advance compared to the expected close time of the maximum jitter (Fig 5.13). This maximum jitter should be calculated using equation (9). To calibrate the schedule, software should set the maximum jitter in **EATASHCC.TASJ** register.




Fig 5.13: Maximum jitter calibration

(9) jitter[ns] = tasInternalJitter[ns] + fabricJitter[ns] + preemptionJitter[ns] + MACsecAdditional[ns] + MACsecJitter[ns] + asynchronousJitter[ns] + gptpSyncJitter[ns] + clkDerivationJitter[ns]

Where:

- tas_internal_jitter is the jitter induced by TAS module and is equal to 2*clk_period[ns] where clk_period is the clock clk period.
- fabric Jitter is the jitter induced by the fabric. Refer to fabric specification document for calculation [FAB].
- MACsecAdditional[ns] = Actual transmitting time of "TAG and ICV adding by MACsec".
 MACsecJitter[ns] = Please refer to Latency_TX_MAX Latency_TX_MIN [MACsec] (If disabling MACsec, they are
 0)
- asynchronous Jitter is the jitter induced by the asynchronous conversion in RMAC [RMAC] and is equal to clk_period[ns] + clk_phy_tx_period[ns] where clk_period is the clock clk period and clk_phy_tx_periods the clock clk_phy_tx period.
- gptpSyncJitter is the jitter induced by gPTP synchronization between the gPTP master clock and the gPTP slave clock.
- clkDerivationJitter is the jitter induced by clock derivation between the gPTP clock clk and the PHY TX clock clk_phy_tx and is equal to clkRelativeDerivation*maxGateTime[ns] where clkRelativeDerivation is the clock derivation and maxGateTime is the longest opened gate in the TAS schedule. clkRelativeDerivation is equal to 0 when TAS corresponding gPTP timer is the master and the gPTP clock is phase synchronous to the TX PHY clock.
- preemptionJitter is the jitter induced by preemption and is equal to 5*clk_period[ns] where clk_period is
 the clock clk period when preemption is enabled (at least one bit of EATPEC.TTQ register set to 1'b1)
 and 0ns otherwise.





5.1.6.4 TAS debug interface

This interface aims at debugging the TAS gate states by giving it out of the IP.

Functions:

- eha_race_tas_gate_state[FRM_TPRIO_N-1] reflects the cut-through queue current TAS gate state.
- eha_race_tas_gate_state[FRM_PRIO_N-1:0] THE PRODUCT I/O PIN NAME SHOULD BE WRITTEN
 HERE WHILE CREATING USER MANUAL reflects the current TAS gate states.



5.1.7 TX data fetch

TX data fetch is the same as "RX data fetch" in the GWCA except that it can handle pre-emption and that it also handles the data fetching for cut-through queues. Refer to GWCA specification for more details [GWCA] about data update in case of none-cut-through frames (The correspondence between TSNA and GWCA registers/signals is described in Table 5-1).

Register/signal name in GWCA [GWCA]

GWVCC.VEM

{GWMAC0.MAUP, GWMAC1.MADP}

GWRGC.RCPT

GWVCC

GWVCC

GWVCC.VEM

EAVCC.VEM

(MRMAC0.MAUP, MRMAC1.MADP) [RMAC]

Fixed to 1

(RMAC will add an FCS to all frames sent without it)

EAVTC

GWECDORC, GWECD1RC,

GWESDORC, GWESD1RC

EAESDORC, EAESD1RC

Table 5-8: TX data fetch TSNA/GWCA register correspondence

5.1.7.1 Cut-through frames

Cut-through frames handling by data fetched is transparent for TX data fetch. All cut-through frames are handled has E-Frames for transmission.

5.1.7.2 Pre-emption

Pre-emption functions allows express frames (e-Frames) to interrupt a preemptable frame (p-Frame) to start transiting faster (a preemptable frame can also be interrupt by TAS gate close event) using **EATPEC** register. Fig 5.14 describes a transmission between two e-queues, Fig 5.15 describes the same transmission but with the highest priority queue being a p-queue and Fig 5.16 describes how preemption happens for a p-Frame.

Functions:

- **EATPEC.AFS** is used to set the minimum fragment size.
- **EATPEC.TTQ[q]** is used to set descriptor queue q traffic to p-traffic or e-traffic.

- HW: In TSN agent, preemption happens on a 64-bit bus. As a results preemption can only be performed every 16 bytes in a frame.
- HW: P-Frames can only be pre-empted by e-Frames with a higher priority. As a result, if the user wants p-Frames to always be pre-empted by e-Frames, low priority queues should be set to p-Frames and high priority queue to e-Frames. Register **EAIRC** can be used to remap IPVs coming fro forwarding engine [FWD] to p-queues or e-queues.






Fig 5.14: E-Frame transmission




Fig 5.15: E-Frame and P-Frame transmission (EATPEC.AFS == 2'b01)




Fig 5.16: P-Frame preemption (**EATPEC.AFS** == 2'b01)

5.1.8 RMAC TX interface control

After TX data fetch, data is sent to the RMAC through MHD TX interface [RMAC]. Table 5-9 shows how MHD TX interface status information are provided to the RMAC.



Table 5-9: MHD TX interface status provided by TSNA to RMAC

Signal name in RMAC [RMAC]	Bus width	Value provided by TSNA
FCS in	1	Set to 1'b1 if A & ~(B & C) & ~D. A: Corresponding transmit frames as an FCS (descriptor is received from forwarding engine with FDESCR.FI equal to 1) and if the frame hasn't been modified by the switch (No update due to VLAN tagging/un-tagging and no update requested by L23 update [FWD]). B: MTTFC.DPAD == 1'b0 [RMAC]. C: "Payload length of frame (including FCS)" less than 64 bytes. D: Changing PCP/DEI by EAICDORC/EAICD1RC/EAISDORC/EAISD1RC/EAECDORC/EAECD 1RC/EAESD0RC/EAESD1RC on Ingress/Egress ports.
Timestamp capture	1	Set to LDESCR.TXC
Insert egress timestamp	1	Set to LDESCR.IET
Calculate residence time	1	Set to LDESCR.CRT
Timer number	PTP_TN_W	Set to LDESCR.TN
Timestamp unique number	8+PTP_TUNES = 8+PORT_W	Set to {SPN,LDESCR.TSUN} where SPN is the source port number of the corresponding frame.

5.2 Data reception

Ethernet Agent allows data reception through the TSNA RX data path, The RX data path is described in Fig 5.17.




Fig 5.17: TSNA RX data path block diagram

The RX data path is separated in two blocks:

- RMAC: This block handles the data exchange with the Ethernet PHY. This block functionalities are described in the RMAC specification document [RMAC] so it will not de described.
- RX data store: This block extracts TAG information for frames, applies VLAN tagging and save the
 frames in the local RAM. This block can also release pointers while going out of OPERATION mode.
 The pointer release is here for switch hardware purpose and its description is not required for switch
 utilization so it will not be described.

Restrictions:

SW: The switch maximum input frame size is 60Kbytes. RMAC should be set so it doesn't send
frames bigger than 60Kbytes (MRFSCE.EMXS and MRFSCP.PMXS should be set to a value smaller
or equal to 61440 [RMAC]).

5.2.1 RX data store

RX data store has follow functions, it extracts TAG information for frames, applies VLAN tagging, check checksums (In TSNA, direct descriptor is not available, so checksum calculation function is not available) in frames and save the frames in the local RAM. This function is the same as the "TX data store" function in GWCA except for the local descriptor format. Refer to GWCA specification for more details [GWCA] (The correspondence between TSNA and GWCA registers is described in Table 5-10).

Register/signal name in GWCA [GWCA]	Register name in TSNA
GWTTFC	EARTFC
GWVCC.VIM	EAVCC.VIM
GWVTC	EAVTC
GWEIS0.USMFSES	EAEISO.USMFSES
GWICD0RC, GWICD1RC, GWISD0RC, GWISD1RC	EAICDORC, EAICD1RC, EAISDORC, EAISD1RC

Table 5-10: Data store TSNA/GWCA register correspondence

As local descriptor format, TSNA can only use ethernet local descriptors. Ethernet local descriptor is explained in GWCA specification and the field corresponding values for ethernet agent is described in Table 5-11.



Table 5-11: Ethernet local descriptor field description

Field				
	Bit width	Value for TSNA		
name	4			
FI	1	Set to RMAC MHD Rx Interface "FCS included" field [RMAC]		
FMT	1	Set to 1'b0 for ethernet descriptors		
TXC	1	Set to RMAC MHD Rx Interface "Timestamp capture at TX side" field [RMAC]		
IET	1	Set to 1'b0		
CRT	1	Set to 1'b0		
TN	PTP_TN_W	Set to RMAC MHD Rx Interface "Time domain number" field [RMAC]		
TSUN	8	Set to RMAC MHD Rx Interface "Timestamp unique number" field [RMAC]		
		Refer to Fig 5.18 and Table 5-12		
		If multiple errors happen for the same frame (for example : TFE (TAG filtering error) ,		
SAEF	8	EC0 (RMAC Frame filtering error) , EC1 (Oversize error)), SAEF will be updated for all		
		these errors as each signal is independent. And if exceptional path is set for any of these		
		errors, then Frame will be forwarded via exceptional path.		
		VCTRL[2] values:		
		- Set to EAVCC.VIM.		
		VCTRL[1:0] values		
VCTRL	3	- 2'b00: For No TAG, R-TAG and Unknow TAG frames.		
		- 2'b01: For C-TAG and CR-TAG frames.		
		- 2'b10: For SC-TAG and SCR-TAG frames.		
		- 2'b11: For CoS-TAG and CoSR-TAG frames.		
		Values:		
RTGI	1	- 1'b0: For No TAG, CoS-TAG, C-TAG, SC-TAG and Unknow TAG frames.		
		- 1'b1: For R-TAG, CoSR-TAG, CR-TAG and SCR-TAG frames.		
TPL	FRM_TPL_W	Payload length of frame. It only includes the data saved in the data RAM [FAB].		
		Values:		
TSV	1	- 1'b0: Timestamp has not been received along with the frame from RMAC [RMAC]		
100	1	- 1'b1: Timestamp has been received along with the frame from RMAC [RMAC]		
TSD	1	Set to RMAC MHD Rx Interface "Timestamp is a default timestamp" field [RMAC]		
טפו	1			
TSNS	30	Set to 30'b0 if timestamp has not been received.		
		Set to timestamps nanosecond part if timestamp has not been received		
TSS	32	Set to 32'b0 if timestamp has not been received.		
		Set to timestamps second part if timestamp has not been received		
RSV		Set to 0		




Fig 5.18: Source agent error flag format



Table 5-12: Source agent error flag field description

Field		Table 5-12. Source agent error hag held description
name	Bit width	Description
TFE	1	TAG Filtering Error Set conditions: - HW: When a frame does not fit the required TAG ingress format. Refer to EARTFC register
CKSE	1	explanation. ChecKSum Error Set conditions: - HW: When a frame has been filtered because of a checksum error, refer to GWCA specification [GWCA].
EC0	4	Error Code 0 [RMAC] Values: - 4'd0: No error - 4'd1: Frame received from RMAC with "PHY error" bit set - 4'd2: Frame received from RMAC with "PCH CRC error" bit set - 4'd3: Frame received from RMAC with "Nibble error" bit set - 4'd4: Frame received from RMAC with "FCS (mCRC) error" bit set - 4'd5: Frame received from RMAC with "Final fragment missing error" bit set - 4'd6: Frame received from RMAC with "C Fragment SMD Error" bit set - 4'd7: Frame received from RMAC with "C Fragment FRAG_COUNT Error" bit set - 4'd8: Frame received from RMAC with "C Fragment FRAG_COUNT Error" bit set - 4'd9: Frame received from RMAC with "RMAC Frame filtered" bit set - 4'd9: Frame received from RMAC with "Reception partially out of operation" bit set - 4'd10: Frame received from MACsec with "MACsec any error" bit set - 4'd10: Frame received from MACsec with "MACsec any error" bit set - With the second of the coding mechanism only one error can be flagged in this field. - HW: Because of the coding mechanism only one error with the smallest EC0 value will be flagged.
EC1	2	Error Code 1 [RMAC] Values: - 2'd0: No error - 2'd1: Frame received from RMAC with "Buffer overflow error" bit set - 2'd2: Frame received from RMAC with "Undersize error" bit set - 2'd3: Frame received from RMAC with "Oversize error" bit set Restrictions: - HW: Because of the coding mechanism only one error can be flagged in this field. - HW: If several errors happen for the same frame, the error with the smallest EC0 value will be flagged.
RSV		Reserved Set to 0



- 6. Precautions
- 6.1 Precautions

NA.

6.2 Restrictions (Including known problems)

NA.



Published by	Renesas Electronics Corporation
© 2024	Renesas Electronics Corporation. All rights reserved