
OPENOCD Porting Guide

VERTEXCOM © 2020

DARKO PANCEV

Important Porting Files



How to build OpenOCD image?

- Move to root directory of OpenOCD
- Run ./configure
- After finish run 'make clean && make'
- OpenOCD image will be in 'src' directory as openocd
- To test the openood image whether it build successfully or not, run './src/openood -v' to see the openood version like this:

```
Open On-Chip Debugger 0.10.0
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
```

How to flash new image with openocd using SWD interface?

- Copy your binary file to 'tcl' directory.
- Move to 'tcl' directory.
- From 'tcl' director run:
- ../src/openocd -f board/vertexcom-cm4.cfg -c "program your_image.bin reset exit 0"

tcl/board/vertexcom-vcm4.cfg

```
source [find interface/jlink.cfg]
transport select swd
source [find target/vcm4.cfg]
```

tcl/target/vcm4.cfg


```
source [find target/swj-dp.tcl]
if { [info exist CHIPNAME] } {
   set CHIPNAME $CHIPNAME
} else {
  set CHIPNAME vcm4
if { [info exists ENDIAN] } {
   set ENDIAN $ENDIAN
} else {
   set ENDIAN little
# Work-area is a space in RAM used for flash programming
# By default use 16kB
if { [info exists WORKAREASIZE] } {
   set WORKAREASIZE $WORKAREASIZE
} else {
   set WORKAREASIZE 0x10000
if { [info exists CPUTAPID] } {
  set CPUTAPID $CPUTAPID
} else {
   set CPUTAPID 0x2ba01477
adapter khz 1000
swj newdap $ CHIPNAME cpu -expected-id $ CPUTAPID
set TARGETNAME $ CHIPNAME.cpu
target create $ TARGETNAME cortex m -endian $ ENDIAN -chain-position $ TARGETNAME
$ TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $ WORKAREASIZE -work-area-backup 0
set FLASHNAME $ CHIPNAME.flash
flash bank $ FLASHNAME vcm4 0x00000000 0 0 0 $ TARGETNAME
reset config none separate
```

tcl/target/vcm4.cfg

```
proc vcm4 default examine end {} {
  # disable watchdog timer
  mww 0x40048040 0xaa5555aa
  mww 0x40048044 0x0000000
proc vcm4 default reset start {} {
   # after reset the clock run at 6 MHz
   #adapter khz 1000
proc vcm4 default reset init {} {
   # configure the clock to run at 150 MHz
   #mww 0x4004b004 0x0000ba52
   #mww 0x4004b008 0x05800000
  #sleep 10
   #mww 0x40047004 0x00000002
   #sleep 10
   # boost JTAG frequency
   # adapter khz 6000
# default hooks
$ TARGETNAME configure -event examine-end { vcm4 default examine end }
$ TARGETNAME configure -event reset-start { vcm4 default reset start }
$ TARGETNAME configure -event reset-init { vcm4 default reset init }
```

```
#ifdef HAVE CONFIG H
#include "config.h"
#endif
#include "imp.h"
#include <target/algorithm.h>
#include <target/armv7m.h>
#include <helper/types.h>
#define VCM4 VERSION ID 0x4004803C
/* vcm4 flash csr register */
enum vcm4 fcsr registers {
    FCSR BASE = 0x40020000,
#define FCSR REG(offset) (FCSR BASE + offset)
                          = FCSR REG(0x000), // flash controller command register
    FCSR FLASH CMD
    FCSR FLASH ADDR
                          = FCSR_REG(0x004), // flash controller address regsiter
    FCSR FLASH CFG
                          = FCSR REG(0x008), // flash controller configuration register
    FCSR FLASH CACHE
                          = FCSR REG(0x00C), // flash controller cache configuration register
   FCSR FLASH SR
                          = FCSR_REG(0x010), // flash controller SPI flash status register
   FCSR FLASH ID
                          = FCSR_REG(0x014), // flash controller SPI flash ID register
    FCSR_FLASH_CACHEHIT = FCSR_REG(0x018), // cache hit rate counting register
   FCSR FLASH INVADDR S = FCSR REG(0x020), // invalid/flush cache start address
    FCSR FLASH INVADDR E = FCSR REG(0x024), // invalid/flush cache end address
    FCSR FLASH CACHE INV = FCSR REG(0x028), // invalid cache control register
    FCSR FLASH CACHE FLUSH = FCSR REG(0x02C), // flush cache control register
    FCSR FLASH BUF0
                         = FCSR REG(0x100), // flash controller read/write buffer 0
    FCSR FLASH BUF63
                          = FCSR REG(0x1FC), // flash controller read/write buffer 63
/* vcm4 flash bit-fields */
#define FLASH CMD ACT Pos (31)
#define FLASH CMD ACT Msk (0x1 << FLASH CMD ACT Pos)
#define FLASH CMD POLL Pos (24)
#define FLASH CMD POLL Msk (0x1 << FLASH CMD POLL Pos)
#define FLASH CMD LENGTH Pos (16)
#define FLASH CMD LENGTH Msk (0xFF << FLASH CMD LENGTH Pos)
#define FLASH CMD CMDMODE Pos (12)
#define FLASH CMD CMDMODE Msk (0x7 << FLASH CMD CMDMODE Pos)
#define FLASH CMD CMDADDR4 Pos (11)
#define FLASH CMD CMDADDR4 Msk (0x1 << FLASH CMD CMDADDR4 Pos)
#define FLASH CMD CMDADDR Pos (10)
#define FLASH CMD CMDADDR Msk (0x1 << FLASH CMD CMDADDR Pos)
#define FLASH CMD CMDWR Pos (9)
#define FLASH CMD CMDWR Msk (0x1 << FLASH CMD CMDWR Pos)
#define FLASH CMD CMDDATA Pos (8)
#define FLASH CMD CMDDATA Msk (0x1 << FLASH CMD CMDDATA Pos)
#define FLASH CMD CMDID Pos (0)
#define FLASH CMD CMDID Msk (0xFF << FLASH CMD CMDID Pos)
```

```
#define WINBOND CMDID WRSR1
                                                    // write status register 1
#define WINBOND_CMDID_WRSR2
                                                     // write status register 2
#define WINBOND_CMDID_RDSR1
#define WINBOND_CMDID_RDSR2
#define WINBOND_CMDID_PAGE_PROG
#define WINBOND_CMDID_READ_DATA
#define WINBOND_CMDID_WRITE_DISABLE
                                            0x05
                                                     // read status register 1
                                            0x35
                                                     // read status register 2
                                            0x02
                                                     // page program
                                            0x03
                                                     // read data
                                            0 \times 04
                                                    // write disable
#define WINBOND CMDID WRITE ENABLE
                                            0x06
                                                    // write enable
#define WINBOND CMDID FAST READ
                                            0x0B
                                                    // fast read
#define WINBOND CMDID RDCR
                                            0x15
                                                     // read configuration register
#define WINBOND CMDID SECTOR ERASE
                                            0x20
                                                    // sector erase
#define WINBOND CMDID QUADPAGE PROG
                                                    // quad page program
#define WINBOND CMDID BLOCK ERASE 32K
                                                    // 32K block erase
#define WINBOND CMDID BLOCK ERASE 64K
                                                    // 64K block erase
#define WINBOND CMDID CHIP ERASE
                                            0xC7
                                                    // chip erase
#define WINBOND MF 0xEF
struct vcm4_info {
    uint32 t code page size;
    bool probed;
    struct target *target;
struct vcm4 device spec {
    uint32 t version id;
    const char *variant;
    uint8 t sector size kb;
    unsigned int flash size kb;
};
static const struct vcm4 device spec vcm4 known device table[] = {
         .version id = 0x19061001,
         .variant = "phoenix",
         .sector size kb = 4,
         .flash size kb = 2048,
    },
};
```



```
static int vcm4 flash write enable(struct vcm4 info *chip)
    int res = ERROR OK;
   uint32 t temp = 0;
    temp |= (1 << FLASH CMD ACT Pos);
    temp |= (WINBOND CMDID WRITE ENABLE << FLASH CMD CMDID Pos);
   res = target_write_u32(chip->target, FCSR_FLASH_CMD, temp);
   res = vcm4 flash wait for action done(chip, 100);
    return res;
static int vcm4 flash program word(struct vcm4 info *chip, uint32 t addr, uint32 t data)
    int res = ERROR OK;
   uint32 t temp = 0;
    res = vcm4 flash write enable(chip);
   if (res != ERROR OK) {
        return res;
    temp |= (1 << FLASH CMD ACT Pos);
    temp |= (1 << FLASH CMD CMDADDR Pos);
    temp |= (1 << FLASH CMD CMDWR Pos);
    temp |= (1 << FLASH CMD CMDDATA Pos);
    temp |= (3 << FLASH CMD LENGTH Pos); // 1 word (4 bytes) - 1
    temp |= (WINBOND CMDID PAGE PROG << FLASH CMD CMDID Pos);
    res = target write u32(chip->target, FCSR FLASH BUF0, data);
   if (res != ERROR OK) {
        return res;
    res = target write u32(chip->target, FCSR FLASH ADDR, addr);
    if (res != ERROR_OK) {
       return res;
    res = target write u32(chip->target, FCSR FLASH CMD, temp);
   if (res != ERROR OK) {
        return res;
    res = vcm4 flash wait for action done(chip, 100);
    return res;
```

```
static int vcm4_flash_program_page(struct vcm4_info *chip, uint32_t addr, uint32_t bytes, uint8_t *buf)
    int res = ERROR OK;
    uint32 t i = 0;
    uint32^-t temp = 0;
    uint32 t data;
    res = vcm4_flash_write_enable(chip);
    if (res != ERROR OK) {
        return res;
    for (i = 0; i < bytes; i += 4) {
        memcpy(&data, &buf[i], sizeof(uint32_t));
        res = target_write_u32(chip->target, FCSR_FLASH_BUF0 + i, data);
        if (res != ERROR OK) {
            return res;
    temp |= (1 << FLASH_CMD_ACT_Pos);</pre>
    temp |= (1 << FLASH_CMD_CMDADDR_Pos);</pre>
    temp |= (1 << FLASH_CMD_CMDWR_Pos);</pre>
    temp |= (1 << FLASH_CMD_CMDDATA_Pos);
temp |= ((bytes - 1) << FLASH_CMD_LENGTH_Pos);</pre>
    temp |= (WINBOND CMDID PAGE PROG << FLASH CMD CMDID Pos);
    res = target write u32(chip->target, FCSR FLASH ADDR, addr);
    if (res != ERROR_OK) {
        return res;
    res = target write u32(chip->target, FCSR FLASH CMD, temp);
    if (res != ERROR OK) {
        return res;
    res = vcm4 flash wait for action done(chip, 1000);
    return res;
```

```
static int vcm4_flash_write(struct vcm4_info *chip, uint32 t offset, const uint8 t *buffer, uint32 t bytes)
    struct target *target = chip->target;
   uint32 t buffer size = 16384;
    struct working area *write algorithm;
    struct working area *source;
   uint32 t address = offset;
   struct reg_param reg_params[5];
    struct armv7m algorithm armv7m info;
    int res = ERROR OK;
    LOG INFO("writing buffer to flash offset=0x%"PRIx32" bytes=0x%"PRIx32, offset, bytes);
    assert(bytes % 4 == 0);
    /* allocate working area with flash programming code */
    if (target alloc working area(target, sizeof(vcm4 flash write code), &write algorithm) != ERROR OK) {
        LOG INFO("can't allocate working area for write algorithm use slow mode!");
        for (uint32 t i = 0; i < bytes; i += 256) {
           res = vcm4 flash program page(chip, offset, 256, (uint8_t *)buffer);
           offset +=\overline{256};
           buffer += 256;
        return ERROR OK;
    res = target write buffer(target, write algorithm->address,
                              sizeof(vcm4 flash write code),
                              vcm4 flash write code);
    if (res != ERROR OK) {
        return res;
    /* memory buffer */
    while (target alloc working area(target, buffer size, &source) != ERROR OK) {
       buffer size /= 2;
        if (buffer size <= 256) {
           /* free working area, write algorithm already allocated */
           target_free_working_area(target, write_algorithm);
           LOG WARNING ("No large enough working area available, can't do block memory writes");
           return ERROR TARGET RESOURCE NOT AVAILABLE;
    armv7m info.common magic = ARMV7M COMMON MAGIC;
    armv7m info.core mode = ARM MODE THREAD;
    init reg param(&reg params[0], "r0", 32, PARAM IN OUT);
                                                                /* buffer start, status (out) */
    init reg param(&reg params[1], "r1", 32, PARAM OUT);
                                                                /* buffer end */
    init_reg_param(&reg_params[2], "r2", 32, PARAM_OUT);
                                                                /* flash target address */
    init reg param(&reg params[3], "r3", 32, PARAM OUT);
                                                                /* bytes */
    init reg param(&reg params[4], "r4", 32, PARAM OUT);
                                                                /* flash base */
    buf set u32(reg params[0].value, 0, 32, source->address);
    buf set u32(req params[1].value, 0, 32, source->address + source->size);
    buf set u32(reg params[2].value, 0, 32, address);
    buf set u32(reg params[3].value, 0, 32, bytes);
    buf set u32(reg params[4].value, 0, 32, FCSR BASE);
```

```
res = target_run_flash_async_algorithm(target, buffer, bytes/4, 4,
                                       0, NULL,
                                       5, reg params,
                                       source->address, source->size,
                                       write algorithm->address, 0,
                                       &arm\sqrt{7}m info);
if (res == ERROR FLASH OPERATION FAILED) {
    LOG_ERROR("error executing vcm3 flash write algorithm");
    res = ERROR_FAIL;
target_free_working_area(target, source);
target_free_working_area(target, write_algorithm);
destroy_reg_param(&reg_params[0]);
destroy reg param(&reg params[1]);
destroy reg param(&reg params[2]);
destroy_reg_param(&reg_params[3]);
destroy_reg_param(&reg_params[4]);
return res;
```

contrib/loaders/flash/vcm4x word program.s

```
* Params :
 * r0 = workarea start
 * r1 = workarea end
 * r2 = flash address
 * r3 = byte count
 * r4 = flash base [0x40020000]
 * r6 - temp
 * r7 - rp
 * r8 - wp, tmp
#define FCSR FLASH CMD OFFSET 0x000
#define FCSR FLASH ADDR OFFSET 0x004
#define FCSR_FLASH_BUF0_OFFSET 0x100
wait fifo:
   /* read wp */
   cmp r8, #0
                                          /* abort if wp == 0 */
   beq exit
   ldr r7, [r0, #4]
                                            /* read rp */
                                           /* wait until rp != wp */
   cmp r7, r8
   beq wait_fifo
   ldr r6, FLASH_WRITE_ENABLE
str r6, [r4, #FCSR_FLASH_CMD_OFFSET]
                                            /* write enable */
wait write enable:
                                            /* load CMD register */
   ldr r6, [r4, #FCSR FLASH CMD OFFSET]
                                            /* ACT (bit31) == 1 => operation in progress */
   tst r6, \#0x80000000
   bne wait write enable
                                            /* wait more ... */
   ldr r6, [r7], \#0x4
                                            /* read one word from src, increment ptr */
   str r6, [r4, #FCSR FLASH BUF0 OFFSET]
   mov r6, r2
   adds r2, #0x4
                                            /* increment the addres */
   str r6, [r4, #FCSR FLASH ADDR OFFSET]
   ldr r6, FLASH WORD PROGRAM
   str r6, [r4, #FCSR_FLASH_CMD_OFFSET]
wait write program:
   Idr r6, [r4, #FCSR FLASH CMD OFFSET]
                                            /* load CMD register */
   tst r6, #0x80000000 - -
                                            /* ACT (bit31) == 1 => operation in progress */
   bne wait write program
                                            /* wait more ... */
                                            /* wrap rp at end of buffer */
   cmp r7, \overline{r}1
   bcc
         no wrap
          r7, r0
   mov
   adds
          r7, #8
                                            /* skip loader args */
no_wrap:
   str
          r7, [r0, #4]
                                            /* store rp */
                                            /* decrement byte count */
   subs
          r3, #4
          wait fifo
   bne
exit:
   bkpt
          #0x00
FLASH WRITE ENABLE: .word 0x81000006
FLASH WORD PROGRAM: .word 0x81030702
```

contrib/loaders/flash/vcm4x_word_program.s

```
arm-none-eabi-gcc -c vcm4x word program.s
arm-none-eabi-objdump -d vcm4x word program.o
                       file format elf32-littlearm
vcm4x word program.o:
Disassembly of section .text:
00000000 <wait fifo>:
  0: f8d0 8000
                       ldr.w
                               r8, [r0]
  4: f1b8 0f00
                       cmp.w r8, #0
      d01d
                       beq.n 46 <exit>
                               r7, [r0, #4]
      6847
                       ldr
  c: 4547
                               r7, r8
                       cmp
  e: d0f7
                       beq.n 0 <wait fifo>
 10: f8df 6034
                       ldr.w r6, [pc, #52]
                                               ; 48 <FLASH WRITE ENABLE>
 14: 6026
                               r6, [r4, #0]
00000016 <wait write enable>:
       6826
                               r6, [r4, #0]
 18:
       f016 4f00
                       tst.w r6, #2147483648 ; 0x80000000
                      bne.n 16 <wait_write_enable>
ldr.w r6, [r7], #4
 1c:
       d1fb
 1e:
       f857 6b04
                   ldr.w r6, [r7], #4
str.w r6, [r4, #256]
 22:
       f8c4 6100
                                             ; 0x100
 26:
       4616
                       mov
                               r6, r2
                      adds r2, #4
 28:
       3204
                               r6, [r4, #4]
 2a:
       6066
                      str
       4e07
                              r6, [pc, #28]
                                               ; (4c <FLASH WORD PROGRAM>)
 2c:
                      ldr
 2e: 6026
                              r6, [r4, #0]
00000030 <wait write program>:
 30: 6826
                               r6, [r4, #0]
 32: f016 4f00
                       tst.w r6, #2147483648 ; 0x80000000
 36: d1fb
                    bne.n 30 <wait write program>
 38: 428f
                     cmp
                               r7, r1
 3a: d301
                      bcc.n 40 <no wrap>
 3c: 4607
                               r7, r0
                       mov
 3e: 3708
                       adds r7, #8
00000040 <no_wrap>:
 40: 6047
                       str
                               r7, [r0, #4]
       3b04
                       subs
                               r3, #4
 44:
      d1dc
                       bne.n
                               0 <wait fifo>
00000046 <exit>:
                               0x0000
 46: be00
                       bkpt
00000048 <FLASH WRITE ENABLE>:
 48: 81000006
                       .word
                               0x81000006
0000004c <FLASH WORD PROGRAM>:
```

4c: 81030702

.word

0x81030702

```
static const uint8 t vcm4 flash write code[] = {
    /* see contrib/loaders/flash/vcm4x word program.S */
    0xd0, 0xf8, 0x00, 0x80,
    0xb8, 0xf1, 0x00, 0x0f,
    0x1c, 0xd0,
    0x47, 0x68,
    0x47, 0x45,
    0xf7, 0xd0,
    0xdf, 0xf8, 0x34, 0x60,
    0x26, 0x60,
    0x26, 0x68,
    0x16, 0xf0, 0x00, 0x4f,
    0xfb, 0xd1,
    0x57, 0xf8, 0x04, 0x6b,
    0xc4, 0xf8, 0x00, 0x61,
    0x16, 0x46,
    0x04, 0x32,
    0x66, 0x60,
    0x07, 0x4e,
    0x26, 0x60,
    0x26, 0x68,
    0x16, 0xf0, 0x00, 0x4f,
    0xfb, 0xd1,
    0x8f, 0x42,
    0x01, 0xd3,
    0x07, 0x46,
    0x08, 0x37,
    0x47, 0x60,
    0x04, 0x3b,
    0xdc, 0xd1,
    0x00, 0xbe,
    0x06, 0x00, 0x00, 0x81,
    0x02, 0x07, 0x03, 0x81,
};
```

contrib/loaders/flash/vcm4x_page_program.s

```
* Params :
 * r0 = workarea start
 * r1 = workarea end
 * r2 = flash address
 * r3 = byte count
 * r4 = flash base [0x40020000]
 * r5 - flash buffer, r6 - temp, r7 - rp, r8 - wp, tmp
#define FCSR FLASH CMD OFFSET 0x000
#define FCSR_FLASH_ADDR_OFFSET 0x004
           r5, FLASH BUF START ADDR
wait fifo:
   \overline{l}dr r8, [r0, #0]
                                           /* read wp */
                                           /* abort if wp == 0 */
         r8, #0
   cmp
   beg exit
                                            /* read rp */
   ldr r7, [r0, #4]
                                            /* wait until rp != wp */
   cmp r7, r8
   beq wait_fifo
   ldr r8, FLASH_BUF END ADDR
   cmp r5, r8 blt fill_flash_buf
                                             /* jump to fill flash buf in case r8 is bigger */
          r6, FLASH WRITE ENABLE
   ldr
   str r6, [r4, #FCSR_FLASH_CMD_OFFSET]
wait write enable:
   ldr r6, [r4, #FCSR FLASH CMD OFFSET]
   tst r6, \#0x800000000
   bne wait write enable
   ldr r6, [r7], \#0x4
                                             /* read one word from src, increment ptr */
   str r6, [r5], #0x4
                                             /* store one word to flash buffer, and increment flash buf */
   mov r6, r2
   adds r2, #0x100
   str r6, [r4, #FCSR FLASH ADDR OFFSET]
   ldr r6, FLASH PAGE PROGRAM
   str r6, [r4, #FCSR FLASH CMD OFFSET]
wait write program:
   ldr r6, [r4, #FCSR_FLASH_CMD_OFFSET]
   tst r6, \#0x80000000
   bne wait write program
   ldr r5, FLASH_BUF_START ADDR
   b
          wrap rp at end of buffer
fill flash buf:
   ldr r6, [r7], #0x4
                                             /* read one word from src, increment ptr */
         r6, [r5], #0x4
                                             /* store one word to flash buffer, and increment flash buf */
wrap rp at end of buffer:
         r7, r1
                                             /* wrap rp at end of buffer */
   cmp
   bcc
          no wrap
          r7, r0
   mov
   adds
         r7, #8
                                            /* skip loader args */
no wrap:
                                            /* store rp */
   st.r
           r7, [r0, #4]
   subs
          r3, #4
                                            /* decrement byte count */
   bne
           wait fifo
exit:
           #0x00
FLASH BUF START_ADDR: .word 0x40020100
FLASH BUF END ADDR: .word 0x400201fc
FLASH WRITE ENABLE: .word 0x81000006
FLASH PAGE PROGRAM: .word 0x81ff0702
```

contrib/loaders/flash/vcm4x_page_program.s

```
vcm4x page program.o:
                      file format elf32-littlearm
Disassembly of section .text:
00000000 <wait fifo-0x2>:
  0: 4d17
                                 r5, [pc, #92]
                                                  ; (60 <FLASH BUF START ADDR>)
00000002 <wait fifo>:
       f8d0 8000
                              r8, [r0]
                        ldr.w
        f1b8 0f00
                         cmp.w
                                r8, #0
                        beq.n 5e <exit>
        d028
        6847
                        ldr
                                 r7, [r0, #4]
       4547
                                 r7, r8
                        cmp
       d0f7
                      beq.n 2 <wait fifo>
       f8df 8050 ldr.w r8, [pc, #80]
 12:
                                                  ; 64 <FLASH BUF END ADDR>
       4545
 16:
                        cmp
                                 r5, r8
                                48 <fill flash buf>
 18:
       db16
                        blt.n
 1a:
       4e13
                        ldr
                                r6, [pc, #76] ; (68 <FLASH WRITE ENABLE>)
                                 r6, [r4, #0]
       6026
0000001e <wait write enable>:
 1e: 6826
                                r6, [r4, #0]
        f016 4f00
                        tst.w r6, #2147483648
                                                ; 0x80000000
 20:
                        bne.n
                                1e <wait_write_enable>
 24:
       d1fb
                     bne...
ldr.w
 26:
       f857 6b04
                    ldr.w 10, [13], #4
                                r6, [r7], #4
 2a:
       f845 6b04
       4616
                      mov
                                 r6, r2
                     adds.w r2, r2, #256
 30:
       f512 7280
                                                 ; 0x100
 34:
        6066
                        str
                                r6, [r4, #4]
                                r6, [pc, #52]
 36:
       4e0d
                       ldr
                                                  ; (6c <FLASH PAGE PROGRAM>)
       6026
                              r6, [r4, #0]
0000003a <wait write program>:
 3a: 6826
                  ldr
                                 r6, [r4, #0]
        f016 4f00
                        tst.w
                               r6, #2147483648
                                                 ; 0x80000000
 40:
       d1fb
                        bne.n 3a <wait_write_program>
                        ldr.w r5, [pc, #28]
 42:
        f8df 501c
                                               ; 60 <FLASH BUF START ADDR>
       e003
                                 50 <wrap_rp_at_end of buffer>
                        b.n
00000048 <fill flash buf>:
        f857 6b04
                        ldr.w
                                 r6, [r7], #4
        f845 6b04
 4c:
                        str.w
                                 r6, [r5], #4
00000050 <wrap_rp_at_end_of_buffer>:
                        cmp
                                 r7, r1
 52:
       d301
                                 58 <no wrap>
                        bcc.n
                        mov
                                r7, r0
      3708
                              r7, #8
                        adds
00000058 <no wrap>:
                                 r7, [r0, #4]
       3b04
                        subs
       d1d1
                        bne.n
                                2 <wait fifo>
0000005e <exit>:
 5e: be00
                                 0x0000
00000060 <FLASH BUF START ADDR>:
 60: 40020100 .word
                        0×40020100
00000064 <FLASH BUF END ADDR>:
 64: 400201fc .word
                       0x400201fc
00000068 <FLASH WRITE ENABLE>:
 68: 81000006 .word
                        0x81000006
0000006c <FLASH PAGE PROGRAM>:
 6c: 81ff0702 .word 0x81ff0702
```

```
static const uint8 t vcm4 flash write code[] = {
    /* see contrib/loaders/flash/vcm4x page program.S */
    0x17, 0x4d,
    0xd0, 0xf8, 0x00, 0x80,
    0xb8, 0xf1, 0x00, 0x0f,
    0x28, 0xd0,
    0x47, 0x68,
   0x47, 0x45,
   0xf7, 0xd0,
   0xdf, 0xf8, 0x50, 0x80,
   0x45, 0x45,
   0x16, 0xdb,
    0x13, 0x4e,
    0x26, 0x60,
    0x26, 0x68,
    0x16, 0xf0, 0x00, 0x4f,
    0xfb, 0xd1,
    0x57, 0xf8, 0x04, 0x6b,
    0x45, 0xf8, 0x04, 0x6b,
    0x16, 0x46,
    0x12, 0xf5, 0x80, 0x72,
    0x66, 0x60,
    0x0d, 0x4e,
    0x26, 0x60,
    0x26, 0x68,
    0x16, 0xf0, 0x00, 0x4f,
    0xfb, 0xd1,
    0xdf, 0xf8, 0x1c, 0x50,
    0x03, 0xe0,
    0x57, 0xf8, 0x04, 0x6b,
    0x45, 0xf8, 0x04, 0x6b,
    0x8f, 0x42,
    0x01, 0xd3,
    0x07, 0x46,
    0x08, 0x37,
    0x47, 0x60,
    0x04, 0x3b,
    0xd1, 0xd1,
    0x00, 0xbe,
    0 \times 00, 0 \times 01, 0 \times 02, 0 \times 40,
    0xfc, 0x01, 0x02, 0x40,
    0x06, 0x00, 0x00, 0x81,
    0x02, 0x07, 0xff, 0x81,
```

Phoenix and Sirius Performance Comparison

	SIRIUS (VC7300)	PHOENIX (VC6320)
MCU Clock Speed	150 MHz	39.3216 MHz
Adapter KHz (Interface Speed)	1000 KHz	1000 KHz
Test Image Size	~250 KB (WISUN)	~280 KB (G3PLC)
FLASH IP	Embedded Flash	SPI Flash
FastMode programming block size allocated in RAM	16 KB	16 KB
SlowMode WORD PROGRAM	~10 Seconds	~130 Seconds
SlowMode PAGE PROGRAM	_	~38 Seconds
FastMode WORD PROGRAM	~3 Seconds	~11 Seconds
FastMode PAGE PROGRAM	-	~11 Seconds