

Que 1 Delays $\rightarrow 130, 125, 110, 132, 135, 145$ ps

$$n = 1000, k = 6$$

no. of independent instructions \rightarrow no of stages in pipeline

Delay due to registers used between pipeline stages = 12 ps

$$\begin{aligned} \text{a) Cycle Time} &= \text{Max delay (stages)} + \text{Delay due to regis} \\ &= \text{Max}(130, 125, 110, 132, 135, 145) + 12 \\ &= 145 + 12 \\ &= 157 \text{ ps} \end{aligned}$$

$$\begin{aligned} \text{No of clock cycles} &= (n + k - 1) \\ &= 1000 + 6 - 1 \\ &= 1005 \end{aligned}$$

$$\begin{aligned} \therefore \text{Time taken} &= \text{No. of cycles} \times \text{Cycle time} \\ &= 1005 \times 157 \\ &= \boxed{157785 \text{ ps}} \end{aligned}$$

$$\begin{aligned} \text{b) Cycle time} &= \text{max delay (stages)} + \text{delay time due to registers} \\ &= \text{max}(130, 125, 110, 132, 135, 145) + 12 \\ &= 145 + 12 = 157 \text{ ps} \end{aligned}$$

$$\begin{aligned} \text{No of cycles} &= (1000 + 0.2 \times 1000 + 6 - 1) \\ &\quad \text{20\% inst have stall of 1 cycle} \end{aligned}$$

$$= 1205$$

$$\begin{aligned} \therefore \text{Time taken} &= \text{No of cycles} \times \text{Cycle time} \\ &= 1205 \times 157 \\ &= \boxed{189185 \text{ ps}} \end{aligned}$$

Que 2 a) 5 stages pipeline $\therefore k=5$

latency (P_1) = 800 ps

\therefore cycle time for $P_1 = \frac{800}{5} = 160 \text{ ps}$

given
As a total latency
equally divided
btw pipeline stages

\therefore clock period of $P_1 = 160 \text{ ps}$

$P_2 \rightarrow$ Increase in latency of ALU by 250 ps

\therefore cycle time for $P_2 \rightarrow$ latency of ALU

$= 250 + 160 = 410 \text{ ps}$

\therefore clock period of $P_2 = 410 \text{ ps}$ [As all other stages have latency 160 ps]

Minimum clock period required for P_1

b) Let say code have n instructions.

For P_1 No. of cycles = $n + k - 1 = n + 4$

For P_2 No. of cycles = $n - \underbrace{0.1 \times n}_{\substack{\uparrow \\ 10\% \text{ reduced due to adding MULT}}} + k - 1 = \cancel{0.9n} + 4$

Time taken for $P_1 = (n + 4) 160 \text{ ps} = 160n + 640$

Time taken for $P_2 = (0.9n + 4) 410 \text{ ps} = 369n + 1640$

~~So, $(n + 4) 160 < (0.9n + 4) 410$~~

As $369n + 1640 > 160n + 640$

\therefore Processor P_1 execute a given code in smaller time.

c) In part (b) we found out, time ~~for~~ taken for P_1 & P_2 if code has n instructions.

$$P_1 \rightarrow (160n + 640) \text{ ps}$$

$$P_2 \rightarrow (369n + 1640) \text{ ps}$$

Here $n = 5000$,

\therefore Time taken for P_1

$$\Rightarrow 160 \times 5000 + 640 = \boxed{800640 \text{ ps}}$$

\therefore Time taken for P_2

$$\Rightarrow 369 \times 5000 + 1640 = \boxed{1846640 \text{ ps}}$$

Que 3 a) NO forwarding or Hazard detection is implemented

add $x14, x12, x11$
add $x15, x14, x12$ } \rightarrow 2 NOP insert between them
as first add stores result in $x14$ which is written in write back stage, ~~xxx~~ and second add fetch $x14$ in ID state.

So if 2 NOP are inserted writeback & ID state ~~can~~ for first add & second add respective occurs at same time [write first then ~~and~~ read ~~the~~]
(first half of clock cycle) (second half of clock cycle)

ld $x13, 8(x13)$ } \rightarrow 1 NOP insert here

ld $x12, 0(x14)$ and $x13, x15, x13$ } AS first load stores in $x13$ which is written in writeback stage & ~~read~~ ~~and~~ ~~read~~ $x13$ in ID stage. ϕ

So if 2 NOP issue solve. But already a load b/w then \therefore 1 NOP required.

and x_{13}, x_{15}, x_{13} } \rightarrow ~~As~~ Insert 2 NOP Here.
 $ld\ x_{11}, 4(x_{13})$ } As add stores result in x_{13} in writeback
 $sd\ x_{13}, 0(x_{15})$ } stage & load read x_{13} register in
 ID stage.

So 2 NOP required between them

Code after inserting NOPs.

add x_{14}, x_{12}, x_{11}
 NOP
 NOP
 add x_{15}, x_{14}, x_{12}
 $ld\ x_{13}, 8(x_{13})$
 $ld\ x_{12}, 0(x_{14})$
 NOP
 and x_{13}, x_{15}, x_{13}
 NOP
 NOP
 $ld\ x_{11}, 4(x_{13})$
 $sd\ x_{13}, 0(x_{15})$

Total 5 NOPs are inserted for correct execution

b) Data forwarding without hazard detection
 $add\ x_{14}, x_{12}, x_{11}$ } • No NOP needed as forwarding
 $add\ x_{15}, x_{14}, x_{12}$ } x_{14} ~~is~~ after ALU to ID for second add
 of first add

$ld\ x_{13}, 8(x_{13})$ } • NO NOP
 $ld\ x_{12}, 0(x_{14})$ } As ~~add~~ $ld\ x_{12}, 0(x_{14})$ present
 and x_{13}, x_{15}, x_{13} } So $ld\ x_{13}, 8(x_{13})$ in MEM stage
 $ld\ x_{11}, 4(x_{13})$ } forward x_{13} to and x_{13}, x_{15}, x_{13}
 $sd\ x_{13}, 0(x_{15})$ } in ID stage before ALU.
 • No NOP needed
 After ALU and forward x_{13} to
 ID in load.

So no NOP required as forwarding takes care