Device	R	egisters	Address	Int Vec- tor	Prior- ity	NPR
RJP04/ Di RWP04/ RP04	control & status #1 word count UNIBUS address desired sector/track	(RPCS1) (RPWC) (RPBA) (RPDA)	776 700 776 702 776 704 776 706	254*	BR5**	X
	address RH11 control & status drive status drive status error register #1 attention summary look ahead data buffer maintenance registe drive type serial number offset desired cylinder current cylinder error #2 error #3 ECC position ECC pattern bus address ext	(RPCS2) (RPDS) (RPER1) (RPAS) (RPLA) (RPDB) (RPDT) (RPSN) (RPOF) (RPOC) (RPCC) (RPER2) (RPER3) (RPEC1) (RPEC2) (RPEC2) (RPER3)	776 710 776 712 776 714 776 716 776 720 776 722 776 724 776 730 776 732 776 734 776 736 776 740 776 740			
RJS04/ Di RWS04/ RS04/ RJS03/ RWS03 RS03	control & status # sk control & status #1 word count UNIBUS address desired disk adrs RH11 control & statu drive status error attention summary look ahead data buffer maintenance drive type bus address ext control & status #	(RSCS1) (RSWC) (RSBA) (RSDA) (RSDS) (RSCS2) (RSDS) (RSER) (RSAS) (RSAS) (RSDB) (RSMR) (RSDD) (RSBAE)	776 752† 772 040 772 044 772 046 772 050 772 055 772 056 772 066 772 066 772 066 772 072 †	204*	BR5**	
TJU16/ T: TWU16/ TU16	ape control & status #1 word count UNIBUS address frame count RH11 control & statu drive status error attention summary check character data buffer maintenance drive type serial number tape control bus address ext control & status #	(MTWC) (MTBA) (MTFC) (MTCS2) (MTDS) (MTER) (MTAS) (MTCK) (MTDB) (MTDB) (MTDB) (MTDT) (MTSN) (MTCC) (MTDC) (MTBAE)	772 440 772 444 772 444 772 450 772 452 772 456 772 460 772 460 772 466 772 466 772 470 772 472 772 472 772 476 †		BR5**	X
TU10, TS03	agnetic Tape status command byte record cntr current mem adrs data buffer read lines Selectable	(MTS) (MTC) (MTBRC) (MTCMA) (MTD) (MTRD)	772 520 772 522 772 524 772 526 772 530 772 532	224	BR5	X

ı	levice	Registers	Address	Int Vec- tor	Prior- it y	NPR
TA 11	Cassette command & state data buffer	(TACS)	777 500 777 502		BR6	*
TC 11 TU 56	/ DECtape control & status command word count bus address data	(TCST) (TCCM) (TCWC) (TCBA) (TCDT)	777 344 777 344 777 344 777 356	2 1 3	BR6	X

BM873-YA BOOTSTRAP LOADER:

S	tarting Address	Device
-	773 000	RF11
	773 010	RK11
	773 020	Transfer to address contained in
		Switch Register
	773 030	TC11
	773 050	TM11
	773 100	RP11
	773 144	RC11
	773 210	ASR paper tape reader
	773 230	TA11
	773 312	PC11

BM873-YB BOOTSTRAP LOADER:

Device Type:

Starting Address	Device
773 000 773 002	RJS03/RJS04 Disk Unit 0 RJS03/RJS04 Unit specified in console switch register
773 030	RK11 Disk Unit 0
773 032	RK11 Unit specified in console switch register
773 070	TC11
773 110	TM11
773 136	RF11
773 150	TJU16
773 212 773 320	RC11 RJP04 Disk Unit 0
773 322	RJP04 Unit specified in console switch register
773 344	Transfer to address in console switch register
773 350	RP11 Disk Unit 0
773 352	RP11 Unit specified in console switch register
773 510 773 524	KL11/DL11 Console TTY Reader TA11 Cassette Unit 0
773 526	TA11 Unit specified in console switch register
773 620	PC11
.,,	
PDP-11/7	O BOOTSTRAP LOADER:
The second second second	
Starting A	Address 17 765 000
Star Ling F	4001622 11 100 000
21	8 7 3 2 0
	DEVICE TYPE UNIT #

TM11 TC11 RK11

RP11

TWU16 RWP04 RWS03/4

RX11

10 11

ABSOLUTE LOADER	BOOTSTR	AP LOADER		
	Address	Contents	Address	Contents
Starting Address: - 500	— 744	016 701	— 764	000 002
Memory Size: -	— 746	000 026	— 766	- 400
4K 017	— 750	012 702	— 770	005 267
8K 037	— 752	000 352	— 772	177 756
12K 057	— 754	005 211	— 774	000 765
16K 077	— 756	105 711	— 776	177 560 (TTY)
20K 117	— 760	100 376	190,50,130	or 177 550(PC11)
24K 137	— 762	116 162		NECE WHEN CONTENTIONS
28K 157 (or larger)	773 000	Paper Tape	Bootstrap	

773	000	Paper Tape Bootstrap
773	100	Disk/DECtape Bootstrap
		Card Reader Bootstrap
		Cassette Bootstrap
773	400	Floppy Disk Bootstrap

MR11-DB BOOTSTRAP LOADER:

Starting Address	Device
773 100	RF11
773 110	RK11
773 120	TC11
773 136	TM11
773 154	RP11
773 220	RC11

7-BIT ASCII CODE:

000 NUL 040 SP 100 @ 140 N 141 a 001 STX 042 " 102 B 142 b 003 ETX 043 # 103 C 143 c 004 EOT 044 \$ 104 D 144 d 005 ENQ 045 % 105 E 145 e 006 ACK 046 & 106 F 146 f 007 BEL 047 ' 107 G 147 g 010 BS 050 (110 H 150 h 011 HT 051) 111 I 151 i 151 i 1012 LF 052 * 112 J 152 j 013 VT 053 + 113 K 153 k 014 FF 054 , 114 L 154 I 154 I 155 CR 055 − 115 M 155 m 016 SO 056 . 116 N 156 n 017 SI 057 / 117 0 157 0 020 DLE 060 0 120 P 160 P 021 DC1 061 1 121 Q 161 q 022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 S 024 DC4 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 U 025 SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 167 W 033 ESC 073 ; 133 I 173 { 175 } 0 035 RS 075 = 135 I 175 } 175 } 036 RS 076 > 136 N 176	Octal Code	Char	Octal Code	Char	Octal Code	Char	Octal Code	Char
002 STX 042 " 102 B 142 b 003 ETX 043 # 103 C 143 c 004 EOT 044 \$ 104 D 144 d 005 ENQ 045 % 105 E 145 e 006 ACK 046 & 106 F 146 f 007 BEL 047 ' 107 G 147 g 010 BS 050 (110 H 150 h 011 HT 051) 111 I 151 i 011 HT 051) 111 I 151 i 013 VT 053 + 113 K 153 k 014 FF 054 , 114 L 154 I 015 CR	000	NUL	040	SP	100	@	140	`
003 ETX 043 # 103 C 1443 c 004 EOT 044 \$ 104 D 144 d 005 ENQ 045 % 105 E 145 e 006 ACK 046 & 106 F 146 f 007 BEL 047 ' 107 G 147 g 010 BS 050 (110 H 150 h 011 HT 051) 111 I 151 i 012 LF 052 * 112 J 152 j 013 VT 053 + 113 K 153 k 014 FF 054 , 114 L 154 I 015 CR 055 − 115 M 155 m 016 S0 056 . 116 N 156 n 017 SI 057 / 117 0 157 o 020 DLE 060 0 120 P 160 p 021 DC1 061 1 121 Q 161 q 022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 S 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 U 026 SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 030 CAN 070 8 130 X 170 X 031 EM 071 9 131 Y 171 Y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 076 > 135 N 176 N	001	SOH	041		101	Α	141	a
004 EOT 044 \$ 104 D 144 d 005 ENQ 045 % 105 E 145 e 066 ACK 046 & 106 F 146 f 147 g 167 V 107 G 147 g 167 V 107 G 147 g 167 V 107 G 147 g 168 V 168	002	STX	042	"	102	В	142	b
005 ENQ 045 % 105 E 145 e 006 ACK 046 & 106 F 146 f 146 f 147 g 107 G 147 g	003	ETX	043	#	103	С	143	C
006 ACK 046 & 106 F 146 f 007 BEL 047 ' 107 G 147 g 010 BS 050 (110 H 150 h 150 h 161 H 150 h 151 i 1 151 i 151	004	EOT	044	\$	104	D	144	d
007 BEL 047 ' 107 G 147 g 1010 BS 050 (110 H 150 h 150 h 111 I 151 i 1	005	ENQ	045	%	105	E	145	е
010 BS 050 (110 H 150 h 150 h 1011 HT 051) 111 I 151 i 151 i 1012 LF 052 * 112 J 152 j 163 K 153 K 153 K 154 K 155 K	006	ACK	046	&	106	F	146	f
011 HT	007	BEL	047	,	107	G	147	g
012 LF	010	BS	050	(110	Н	150	h
012	011	HT	051)	111	1	151	i
014 FF 054 , 114 L 154 I 151	012	LF	052	*	112	J	152	j
015 CR 055 - 115 M 155 m 016 SO 056 . 116 N 156 n 017 SI 057 / 117 O 157 O 020 DLE 060 O 120 P 160 p 021 DC1 061 1 121 Q 161 q 022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 s 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 u 02€ SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 w 030 CAN 070 8 130 X 170 X 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 174 035 GS 075 = 135 1 175 } 036 RS 076 > 136 ∧ 176	013	VT	053	+	113	K	153	k
016 SO 056 . 116 N 156 n 017 SI 057 / 117 0 157 0 020 DLE 060 0 120 P 160 P 021 DC1 061 1 121 Q 161 q 022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 s 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 u 02€ SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 w 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 174 035 GS 075 = 135] 175 } 036 RS 076 > 136 ∧ 176	014	FF	054		114	L	154	1
017 SI 057 / 117 0 157 0 0 020 · DLE 060 0 120 P 160 P 160 P 161 q 021 DC1 061 1 121 Q 161 q 162 C 2 122 R 162 r 023 DC3 063 3 123 S 163 s 163 s 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 U 02€ SYN 066 6 126 V 166 V 02€ SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 167 W 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134	015	CR	055	-	115	M		m
O20	016	SO	056		116		156	n
021 DC1 061 1 121 Q 161 q 022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 s 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 u 02€ SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 174 035 GS 075 = 135 1 175 } 036 RS 076 > 136 ∧ 176		SI		1	117		1	0
022 DC2 062 2 122 R 162 r 023 DC3 063 3 123 S 163 s 024 DC4 064 4 124 T 164 t 025 NAK 065 5 125 U 165 u 02ε SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 w 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 174 035 GS 075 = 135] 175 } 036 RS 076 > 136 Λ 176			060	0	120	P		p
023			100000000000000000000000000000000000000		574275555		26276 655	q
024 DC4 064 4 124 T 164 t 1025 NAK 065 5 125 U 165 U 165 U 166 V 166 V 166 V 167 W			062					r
025 NAK 065 5 125 U 165 U 026 SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135 1 175 } 036 RS 076 > 136 Λ 176 ~			1					
02ε SYN 066 6 126 V 166 V 027 ETB 067 7 127 W 167 W 030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 z 033 ESC 073 ; 133 [173 { 034 FS 074 <							100000000000000000000000000000000000000	t
027 ETB 067 7 127 W 167 W 030 CAN 070 8 130 X 170 X 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135] 175 } 036 RS 076 > 136 Λ 176 ~			0322733					u
030 CAN 070 8 130 X 170 x 031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135] 175 } 036 RS 076 > 136 A 176								
031 EM 071 9 131 Y 171 y 032 SUB 072 : 132 Z 172 z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135 1 175 } 036 RS 076 > 136 ∧ 176 ~								
032 SUB 072 : 132 Z 172 Z 033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135 1 175 } 036 RS 076 > 136 ∧ 176 ~								
033 ESC 073 ; 133 [173 { 034 FS 074 < 134 \ 174 035 GS 075 = 135] 175 } 036 RS 076 > 136 A 176 ~				9				
034 FS 074 < 134 \ 174 175 175 176 176 176 176 177			A 5500 COSC	:				
035 GS 075 = 135 1 175 } 036 RS 076 > 136 A 176 ~			16000000	;		[{
036 RS 076 > 136 A 176 ~			1	<		1		1
036 RS 076 > 136 A 176 ~ 037 US 077 ? 137 — 177 DEL				=]		}
037 US 077 ? 137 — 177 DEL				>		٨		~
	037	US	077	?	137	_	177	DEL

digital



PROGRAMMING CARD

FOR FAMILY OF PDP-11 COMPUTERS

14	12	11	9	8	6	5	3	2	0	
			,					6	Ey	BINARY-OCTAL REPRESENTATION
								мо	DE	R

Mode	Name	Symbolic	Description
0	register	R	(R) is operand [ex. R2=%2]
i	register deferred	(R)	(R) is address
2	auto-increment	(R)+	(R) is adrs; (R) + (1 or 2)
3	auto-incr deferred	@(R)+	(R) is adrs of adrs; (R) + 2
4	auto-decrement	-(R)	(R) - (1 or 2); (R) is adrs
5	auto-decr deferred	@-(R)	(R) - 2; (R) is adrs of adrs
6	index	X(R)	(R) + X is adrs
7	index deferred	@X(R)	(R) + X is adrs of adrs

PROGRAM COUNTER ADDRESSING: Reg = 7

immediate	#n	operand n follows instr	
sheolute .	@ #A	addrace A followe inctr	

mmediate #n operand n follows instr
alsolute #A address A follows instr
relative A instr adrs + 4 + X is adrs
relative deferred @A instr adrs + 4 + X is adrs of adrs

LEGEND:

up codes	operations
■ = O for word/1 for byte SS = source field (6 bits) DD = destination field (6 bits) R = gen register (3 bits), 0 to 7 XXX = offset (8 bits), +127 to -128 N = number (3 bits) NN = number (6 bits)	() = contents of s = contents of source d = contents of destinati r = contents of register ← = becomes X = relative address % = register definition

Boolean

= AND	* = conditionally set/cleare
= inclusive OR	- = not affected
= exclusive OR	0 = cleared
= NOT	1 = set

Condition Codes

NOTE:

▲ = Applies to the 11/35, 11/40, 11/45 & 11/70 computers
■ Applies to the 11/45 & 11/70 computers

digital equipment corporation

MAYNARD, MASSACHUSETTS

July 1975



NUMERICAL OF CODE LIST:

OF Code Milemonic	OF Code Mileni	on code	Milemonic
00 00 00 HALT 00 00 01 WAIT 00 00 02 RTI 00 00 03 BPT 00 00 04 IOT 00 00 05 RESET 00 00 06 RTT	00 60 DD ROR 00 61 DD ROL 00 62 DD ASR 00 63 DD ASL 00 64 NN MARK 00 65 SS MFPI 00 66 DD MTPI 00 67 DD SXT	10 40 00 1 10 43 77 10 44 00	EMT
00 01 DD JMP 00 02 OR RTS	00 70 00 00 77 77 (unuse	10 52 DD 10 53 DD	CLRB COMB INCB DECB
00 02 27 (unused) 00 02 27 (unused) 00 02 3N SPL 00 02 40 NOP	01 SS DD MOV 02 SS DD CMP 03 SS DD BIT 04 SS DD BIC 05 SS DD BIS 06 SS DD ADD	10 54 DD 10 55 DD 10 56 DD 10 57 DD 10 60 DD	NEGB ADCB SBCB TSTB
00 02 41 cond codes 00 02 77	07 OR SS MUL 07 1R SS DIV 07 2R SS ASH 07 3R SS ASHC 07 4R DD XOR	10 61 DD 10 62 DD 10 63 DD 10 64 00	ROLB ASRB ASLB
00 03 DD SWAB 00 04 XXX BR 00 10 XXX BNE 00 14 XXX BEQ 00 20 XXX BGE	07 50 0R FADD 07 50 1R FSUB 07 50 2R FMUL 07 50 3R FDIV	10 64 77 10 65 SS 10 66 DD	MFPD MTPD
00 24 XXX BLT 00 30 XXX BGT 00 34 XXX BLE 00 4R DD JSR	07 50 40 07 67 77 (unuse	10 77 77 11 SS DD	(unused) MOVB
00 50 DD CLR 00 51 DD COM 00 52 DD INC 00 53 DD DEC 00 54 DD NEG 00 55 DD ADC	10 00 XXX BPL 10 04 XXX BMI 10 10 XXX BHI 10 14 XXX BLOS 10 20 XXX BVC	12 SS DD 13 SS DD 14 SS DD 15 SS DD 16 SS DD	CMPB BITB BICB BISB SUB
00 56 DD SBC 00 57 DD TST	10 24 XXX BVS 10 30 XXX BCC, E 10 34 XXX BCS, E	BHIS DE 17 00 00 17 77 77	floating

OP Code Mnemonic | OP Code Mnemonic | OP Code Mnemonic

TRAP	VECTORS:		
000 004 010 014 020 024 030 034	(reserved) Time Out & other errors illegal & reserved instr BPT instruction IOT instruction Power Fail EMT instruction TRAP instruction	114 240 244 250	Memory Parity PIRQ, prog int req Floating Point Memory Manageme

OPR dst SINGLE OPERAND: OP CODE DD Mnemonic Op Code Instruction dst Result N Z V C General 0 1 0 0 ■ 050DD ■ 051DD CLR(B) clear COM(B) complement (1's) INC(B) ■ 052DD increment DEC(B) NEG(B) = 053DD decrement d-1* * * * ■ 054DD negate (2's compl) -d TST(B) ■ 057DD test * * 0 0 Rotate & Shift * * * * ■ 060DD ROR(B) rotate right \rightarrow C, d * * * * ROL(B) ■ 061DD rotate left C, d ← * * * * d/2 ASR(B) ■ 062DD arith shift right ■ 063DD arith shift left * * * * ASL(B) * * * 0 SWAB 0003DD swap bytes **Multiple Precision** d + C* * * * ADC(B) ■ 055DD add carry d - C* * * * SBC(B) ■ 056DD subtract carry **▲**SXT 0067DD sign extend 0 or -1 - * 0 -OPR src, dst OPR src. R or OPR R, dst DOUBLE OPERAND: OP CODE SS DD SS OR DD Mnemonic Op Code Instruction Operation NZVC General MOV(B) ■ 1SSDD * * 0 move $d \leftarrow s$ CMP(B) ■ 2SSDD compare s - dADD d ← s + d * * * * 06SSDD add SUB 16SSDD subtract $d \leftarrow d - s$ * * * * Logical * * 0 -■ 3SSDD bit test (AND) SAd

BIC(B)

BIS(B)

▲ Register

DIV

ASH

ASHC

XOR

■ 4SSDD

■ 5SSDD

070RSS

071RSS

072RSS

073RSS

074RDD

bit clear

multiply

shift arithmetically

arith shift combined

exclusive OR

divide

bit set (OR)

 $d \leftarrow (\sim s) \wedge d * * 0 -$

r ← r x s

r ← r/s

d ← r+d

d ← s v d * * 0 -

* * 0 * * * * *

* * * *

* * * *

* * 0 -

B - - location BRANCH:

If condition is satisfied: Branch to location. New PC ← Updated PC + (2 x offset) adrs of br instr + 2

BASE CODE XXX

Op Code = Base Code + XXX

Mnemonic Base Code Instruction **Branch Condition**

Branches

BR	000400	branch (unconditional)	(always)		
BNE	001000	br if not equal (to 0)	≠ 0	Z = 0	
BEQ	001400	br if equal (to 0)	$\stackrel{\checkmark}{=}$ 0	$\bar{z} = 1$	
BPL	100000	branch if plus	+	N = 0	
BMI	100400	branch if minus	_	N = 1	
BVC	102000	br if overflow is clear		V = 0	
BVS	102400	br if overflow is set		V = 1	
BCC	103000	br if carry is clear		C = 0	
BCS	103400	br if carry is set		C = 1	

Signed Conditional Branches

BGE	002000	br if greater or eq (to 0)	≥0	N+V=0
BLT	002400	br if less than (0)	<0	N + V = 1
BGT	003000	br if greater than (0)	>0	$Z \vee (N + V) = 0$
BLE	003400	br if less or equal (to 0)	≤0	$Z \vee (N + V) = 1$

Unsigned Conditional Branches

ВНІ	101000	branch if higher	>	C v Z = 0
BLOS	101400	branch if lower or same	2	$C \vee Z = 1$
BHIS	103000	branch if higher or same	>	C = 0
BLO	103400	branch if lower	<	C = 1

JUMP & SUBROUTINE:


Mnemonic	Op Code	Instruction	Notes
JMP JSR RTS AMARK ASOB	0001DD 004RDD 00020R 0064NN 077RNN	jump jump to subroutine } return from subroutine } mark subtract 1 & br (if \neq 0)	PC \leftarrow dst use same R aid in subr return (R) - 1, then if (R) \neq 0: PC \leftarrow Updated PC - (2 x NN)

Mnemonic	Op Code	Instruction	Notes
EMT	104000 to 104377	emulator trap (not for general use)	PC at 30, PS at 32
TRAP	104400 to 104777	trap	PC at 34, PS at 36
BPT	000003	breakpoint trap	PC at 14, PS at 16
IOT	000004	input/output trap	PC at 20, PS at 22
RTI	000002	return from interrupt	
▲RTT	000006	return from interrupt	inhibit T bit trap

MISCELLANEOUS:

Mnemonic	Op Code	Instruction	
HALT WAIT RESET NOP	000000 000001 000005 000240	halt wait for interrupt reset external bus (no operation)	
SPL MFPI MTPI MFPD MTPD	00023N 0065SS 0066DD 1065SS 1066DD	set priority level (to N) move from previous instr space move to previous instr space move from previous data space move to previous data space	

CONDITION CODE OPERATORS:




0= CLEAR SELECTED COND CODE BITS 1=SET_SELECTED COND CODE BITS

Mnemonic	Op Code	Instruction	NZVC
CLC	000241	clear C	0
CLV	000242	clear V	0-
CLZ	000244	clear Z	- 0
CLN	000250	clear N	0
CCC	000257	clear all cc bits	0 0 0 0
SEC	000261	set C	1
SEV	000262	set V	1-
SEZ	000264	set Z	- 1
SEN	000270	set N	1
SCC	000277	set all cc bits	1111

PROCESSOR REGISTER ADDRESSES:

Processor Status Word PS - 777 776



▲Stack Limit Register — 777 774

• Program Interrupt Request -777 772

General Registers	R0 — 777 700	R4 — 777 704
(console use only)	R1 — 777 701	R5 — 777 705
	R2 — 777 702	R6 — 777 706
(not for 11/45)	R3 — 777 703	R7 — 777 707

Console Switches & Display Register — 777 570

PDP-11/

Mnemor

SETF SETD SETL

LDFPS STFPS STST CLRF, C TSTF, TS ABSF, A NEGF, N

MULF, N MODF, A LDF, LD SUBF, S

CMPF. C STF, STI DIVF, DI STEXP STCFI, S

STCDI, STCF.D, LDEXP

LDCIF, I LDCLF,

PDP-11/

FADD FSUB FMUL FDIV

POW