

COMPUTER ARITHMETIC

Slides prepared by:

Dr. Zubair Ahmad Shah

Department of Computer Science and Engineering
Islamic University of Science and Technology, Awantipora

DATA REPRESENTATION OF FIXED-POINT BINARY DATA

- When an integer binary number is positive, the sign is represented by 0 and the magnitude by a positive binary number.

e.g. $+5 = 0\ 0000101$

- When an integer binary number is negative, it is represented in one of the following three possible ways:
 - I. Signed-magnitude Representation
 - II. Signed-1's Complement Representation
 - III. Signed-2's Complement Representation

Data Representation cont.

I. Signed-magnitude Representation:

-5 = Complement sign bit of +5
= 1 0000101

II. Signed-1's Complement Representation:

-5 = Complement all bits of +5 including sign bit
= 1 1111010

III. Signed-2's Complement Representation:

-5 = 2's complement of +5 including the sign bit
= 1 1111011

[+5 = 0 0000101]

ADDITION AND SUBTRACTION OF FIXED-POINT BINARY NUMBERS

Addition and Subtraction of Signed-Magnitude Numbers:

Eight different conditions to consider:

| Operation | Add Magnitudes | Subtract Magnitudes | | |
|---------------|-------------------|---------------------|--------------|--------------|
| | | When $A > B$ | When $A < B$ | When $A = B$ |
| $(+A) + (+B)$ | $+(A + B)$ | | | |
| $(+A) + (-B)$ | | $+(A - B)$ | $-(B - A)$ | $+(A - B)$ |
| $(-A) + (+B)$ | | $-(A - B)$ | $+(B - A)$ | $+(A - B)$ |
| $(-A) + (-B)$ | $-(A + B)$ | | | |
| $(+A) - (+B)$ | | $+(A - B)$ | $-(B - A)$ | $+(A - B)$ |
| $(+A) - (-B)$ | $+(A + B)$ | | | |
| $(-A) - (+B)$ | $-(A + B)$ | | | |
| $(-A) - (-B)$ | | $-(A - B)$ | $+(B - A)$ | $+(A - B)$ |


A and B are magnitudes of the two numbers

Addition and Subtraction cont.


- Hardware Required:
 - 2 registers (for A and B)
 - 3 flip-flops (one for sign bit of A, second for sign bit of B and third for output carry say E)
 - 1 adder
 - 1 comparator
 - 2 subtractors

Addition and Subtraction cont.

- A different procedure can be found that requires less hardware:



Hardware for signed-magnitude addition and subtraction.



Flowchart for add and subtract operations.

Addition and Subtraction cont.

- **Example 1:**

$X = +5$ and $Y = -3$, perform operation $X+Y$

Magnitude of X (A) = 5 = 0000101

Magnitude of Y (B) = 3 = 0000011

Sign bit of X (A_s) = 0

Sign bit of Y (B_s) = 1

$EA = A + B' + 1 = 0000101 + 1111100 + 1 = \mathbf{10000010}$

$\Rightarrow E = 1$ and $A = 0000010$

Result = $A_s A = 0\ 0000010 = +2$

Addition and Subtraction cont.

- **Example 2:**

X = +3 and Y = -5, perform operation X+Y

Magnitude of X (A) = 3 = 0000011

Magnitude of Y (B) = 5 = 0000101

Sign bit of X (A_s) = 0

Sign bit of Y (B_s) = 1

$EA = A + B' + 1 = 0000011 + 1111010 + 1 = 1111110$ (no carry)

$\Rightarrow E = 0$ and $A = 1111110$

$A = A' = 0000001$

$A = A + 1 = 0000010,$

$A_s = A'_s = 1$

Result = $A_s A = 1\ 0000010 = -2$

Addition and Subtraction cont.

- **Example 3:**

$X = -3$ and $Y = +5$, perform operation $X - Y$

Magnitude of X (A) = 3 = 0000011

Magnitude of Y (B) = 5 = 0000101

Sign bit of X (A_s) = 1

Sign bit of Y (B_s) = 0

$EA = A + B = 0000011 + 0000101 = 0001000$ (no carry)

$\Rightarrow E = 0$ and $A = 0001000$

Result = $A_s A = 1\ 0001000 = -8$

Addition and Subtraction cont.

Addition and Subtraction of Signed Numbers (with negative numbers represented in 2's complement):

– Addition:

$$\begin{array}{r} +6 \quad 00000110 \\ +13 \quad 00001101 \\ \hline +19 \quad 00010011 \end{array}$$

$$\begin{array}{r} +6 \quad 00000110 \\ -13 \quad 11110011 \\ \hline -7 \quad 11111001 \end{array}$$

$$\begin{array}{r} -6 \quad 11111010 \\ +13 \quad 00001101 \\ \hline +7 \quad 00000111 \end{array}$$

$$\begin{array}{r} -6 \quad 11111010 \\ -13 \quad 11110011 \\ \hline -19 \quad 11101101 \end{array}$$

Addition and Subtraction cont.

- **Note:**
 - An overflow cannot occur after an addition if one number is positive and the other is negative.
 - An overflow may occur after an addition if both numbers are positive or both are negative.
 - In such cases, overflow is detected by XORing the *carry into the sign bit position* and the *carry out of the sign bit position*. If 1 overflow has occurred (result invalid), if 0 no overflow has occurred (result valid).

e.g.

| | | |
|----------|-------|---------|
| carries: | 0 | 1 |
| +70 | 0 | 1000110 |
| +80 | 0 | 1010000 |
| <hr/> | <hr/> | |
| +150 | 1 | 0010110 |

| | | |
|----------|-------|---------|
| carries: | 1 | 0 |
| -70 | 1 | 0111010 |
| -80 | 1 | 0110000 |
| <hr/> | <hr/> | |
| -150 | 0 | 1101010 |

Addition and Subtraction cont.

– Subtraction:

$$(+A) - (+B) = (+A) + (-B)$$

$$(+A) - (-B) = (+A) + (+B)$$

$$(-A) - (+B) = (-A) + (-B)$$

$$(-A) - (-B) = (-A) + (+B)$$

e.g.

$$(-6) - (-13) = 11111010 - 11110011$$

$$= 11111010 + 00001101$$

$$= 1\ 00000111$$

$$= 00000111 \quad \text{(Discarding end carry)}$$

$$= +7$$


Addition and Subtraction cont.

$$\begin{aligned} (+6) - (+13) &= 00000110 - 00001101 \\ &= 00000110 + 11110011 \\ &= 11111001 \\ &= -7 \text{ (in 2's complement)} \end{aligned}$$

$$\begin{aligned} (+6) - (-13) &= 00000110 - 11110011 \\ &= 00000110 + 00001101 \\ &= 00010011 \\ &= +19 \end{aligned}$$

$$\begin{aligned} (-6) - (+13) &= 11111010 - 00001101 \\ &= 11111010 + 11110011 \\ &= 1\ 11101101 \\ &= 11101101 \quad \text{(Discarding end carry)} \\ &= -19 \text{ (in 2's complement)} \end{aligned}$$

Hardware for signed-2's complement addition and subtraction.





Algorithm for adding and subtracting numbers in signed-2's complement representation.

MULTIPLICATION OF FIXED-POINT BINARY NUMBERS

- Multiplication of Signed-Magnitude Numbers:

| | | |
|-------|----------------|--------------|
| 23 | 10111 | Multiplicand |
| 19 | \times 10011 | Multiplier |
| <hr/> | 10111 | |
| | 10111 | |
| | 00000 | + |
| | 00000 | |
| | 10111 | |
| | <hr/> | |
| 437 | 110110101 | Product |

Flowchart for multiply operation.




Numerical Example for Binary Multiplier

| Multiplicand $B = 10111$ | E | A | Q | SC |
|------------------------------------|-----|--------------|-------|------|
| Multiplier in Q | 0 | 00000 | 10011 | 101 |
| $Q_n = 1$; add B | | <u>10111</u> | | |
| First partial product | 0 | 10111 | | |
| Shift right EAQ | 0 | 01011 | 11001 | 100 |
| $Q_n = 1$; add B | | <u>10111</u> | | |
| Second partial product | 1 | 00010 | | |
| Shift right EAQ | 0 | 10001 | 01100 | 011 |
| $Q_n = 0$; shift right EAQ | 0 | 01000 | 10110 | 010 |
| $Q_n = 0$; shift right EAQ | 0 | 00100 | 01011 | 001 |
| $Q_n = 1$; add B | | <u>10111</u> | | |
| Fifth partial product | 0 | 11011 | | |
| Shift right EAQ | 0 | 01101 | 10101 | 000 |
| Final product in $AQ = 0110110101$ | | | | |


Multiplication Continued

- **Multiplication of Signed-2's Complement Numbers:**
 - **Booth Multiplication Algorithm**



Booth algorithm for multiplication of signed-2's complement numbers.

Hardware for Booth algorithm.



Example of Multiplication with Booth Algorithm $(-9) \times (-13)$

| $Q_n Q_{n+1}$ | | $BR = 10111$ $\overline{BR} + 1 = 01001$ | AC | QR | Q_{n+1} | SC |
|---------------|---|---|-------|-------|-----------|------|
| 1 | 0 | Initial | 00000 | 10011 | 0 | 101 |
| | | Subtract BR | 01001 | | | |
| | | | 01001 | | | |
| 1 | 1 | ashr | 00100 | 11001 | 1 | 100 |
| | | ashr | 00010 | 01100 | 1 | 011 |
| | | Add BR | 10111 | | | |
| 0 | 1 | | 11001 | | | |
| | | ashr | 11100 | 10110 | 0 | 010 |
| | | ashr | 11110 | 01011 | 0 | 001 |
| 1 | 0 | Subtract BR | 01001 | | | |
| | | | 00111 | | | |
| | | ashr | 00011 | 10101 | 1 | 000 |

-9 in 2's complement = 10111
 -13 in 2's complement = 10011
 Result in AC & QR = 0001110101 = +117

DIVISION OF FIXED-POINT BINARY NUMBERS

Division of Signed-Magnitude Numbers:

Example:

Divisor = +17 = 0 10001

Dividend = +448 = 0 0111000000

Divisor: $\overline{11010}$
 $B = 10001 \overline{)0111000000}$
 $\quad 01110$
 $\quad 011100$
 $\quad \underline{-10001}$
 $\quad -010110$
 $\quad \underline{--10001}$
 $\quad --001010$
 $\quad ---010100$
 $\quad ----\underline{10001}$
 $\quad ----000110$
 $\quad -----00110$

Quotient = Q

Dividend = A

5 bits of $A < B$, quotient has 5 bits

6 bits of $A \geq B$

Shift right B and subtract; enter 1 in Q

7 bits of remainder $\geq B$

Shift right B and subtract; enter 1 in Q

Remainder $< B$; enter 0 in Q ; shift right B

Remainder $\geq B$

Shift right B and subtract; enter 1 in Q

Remainder $< B$; enter 0 in Q

Final remainder

Quotient = 11010 = 26


Remainder = 00110 = 6

Divisor $B = 10001$,

$\bar{B} + 1 = 01111$

| | E | A | Q | SC |
|---------------------------|-----|--------------|-------|------|
| Dividend: | | 01110 | 00000 | 5 |
| shl EAQ | 0 | 11100 | 00000 | |
| add $\bar{B} + 1$ | | <u>01111</u> | | |
| $E = 1$ | 1 | 01011 | | |
| Set $Q_n = 1$ | 1 | 01011 | 00001 | 4 |
| shl EAQ | 0 | 10110 | 00010 | |
| Add $\bar{B} + 1$ | | <u>01111</u> | | |
| $E = 1$ | 1 | 00101 | | |
| Set $Q_n = 1$ | 1 | 00101 | 00011 | 3 |
| shl EAQ | 0 | 01010 | 00110 | |
| Add $\bar{B} + 1$ | | <u>01111</u> | | |
| $E = 0$; leave $Q_n = 0$ | 0 | 11001 | 00110 | |
| Add B | | <u>10001</u> | | |
| | | | 2 | |
| Restore remainder | 1 | 01010 | | |
| shl EAQ | 0 | 10100 | 01100 | |
| Add $\bar{B} + 1$ | | <u>01111</u> | | |
| $E = 1$ | 1 | 00011 | | |
| Set $Q_n = 1$ | 1 | 00011 | 01101 | 1 |
| shl EAQ | 0 | 00110 | 11010 | |
| Add $\bar{B} + 1$ | | <u>01111</u> | | |
| $E = 0$; leave $Q_n = 0$ | 0 | 10101 | 11010 | |
| Add B | | <u>10001</u> | | |
| | | | 0 | |
| Restore remainder | 1 | 00110 | 11010 | |
| Neglect E | | | | |
| Remainder in A : | | 00110 | | |
| Quotient in Q : | | | 11010 | |

Flowchart for divide operation.



Example of binary division

REFERENCE

Morris Mano, Computer System Architecture,
Prentice-Hall of India.