IMPORTANT POINTS:

- 1. There are two functions simulate () and display () which needs to be implemented as a part of project.
- 2 There should be second command line argument (simulate/display) to distinguish these two functions:
 - a. Second command line argument is "simulate" → only show State of Register File and Data Memory.
 - b. Second command line argument is "display" → show Instruction Flow as well as State of Register File and Data Memory.
- 3. There should be third command line argument as "number of cycles" means up to this number of cycles simulation should run and produce output.

Example with three command line arguments while running the program:

- make
- ./apex_sim input.asm simulate 50
 - o Simulate for 50 cycles and then show State of Register File and Data Memory at the end of 50 cycles or at the end of program (whichever comes first).
- make
- ./apex_sim input.asm display 10
 - Simulate for 10 cycles and then show Instruction Flow as well as State of Register File and Data Memory at the end of 10 cycles or at the end of program (whichever comes first).

EMPTY

EMPTY

SAMPLE TEST CASE:

MOVC,R0,#4000 MOVC,R1,#1 MOVC,R2,#2 MOVC,R3,#3 MOVC,R4,#1 ADD,R5,R0,R1 ADD,R6,R1,R2 SUB,R4,R4,R1 BZ,#-12 MUL,R7,R5,R6 MOVC,R8,#0 AND,R9,R7,R8 HALT MOVC,R10,#500 MOVC,R11,#10

C	CLOCK CYCLE 1	
1. Instruction at FETCH	STAGE>	(I0:4000) MOVC,R0,#4000
2. Instruction at DECODE_RF	_STAGE>	EMPTY
3. Instruction at EX1 S	TAGE>	EMPTY
4. Instruction at EX2 S	TAGE>	EMPTY
5. Instruction at MEMORY1_S	STAGE>	EMPTY

DISPLAY GUIDELINES: Below are output for first 7 clock cycles –

6. Instruction at MEMORY2 STAGE --->

7. Instruction at WRITEBACK_STAGE --->

CLOCK CYCLE 2	
 Instruction at FETCHSTAGE> Instruction at DECODE_RF_STAGE> Instruction at EX1STAGE> Instruction at EX2STAGE> Instruction at MEMORY1STAGE> Instruction at MEMORY2STAGE> Instruction at WRITEBACK_STAGE> 	(I1:4004) MOVC,R1,#1 (I0:4000) MOVC,R0,#4000 EMPTY EMPTY EMPTY EMPTY EMPTY
CLOCK CYCLE 3	
 Instruction at FETCHSTAGE> Instruction at DECODE_RF_STAGE> Instruction at EX1STAGE> Instruction at EX2STAGE> Instruction at MEMORY1STAGE> Instruction at MEMORY2STAGE> Instruction at WRITEBACK_STAGE> 	(I2:4008) MOVC,R2,#2 (I1:4004) MOVC,R1,#1 (I0:4000) MOVC,R0,#4000 EMPTY EMPTY EMPTY EMPTY
CLOCK CYCLE 4	
 Instruction at FETCHSTAGE> Instruction at DECODE_RF_STAGE> Instruction at EX1STAGE> Instruction at EX2STAGE> Instruction at MEMORY1STAGE> Instruction at WRITEBACK_STAGE> 	(I3: 4012) MOVC,R3,#3 (I2: 4008) MOVC,R2,#2 (I1: 4004) MOVC,R1,#1 (I0: 4000) MOVC,R0,#4000 EMPTY EMPTY EMPTY
CLOCK CYCLE 5	
2. Instruction at DECODE_RF_STAGE>	(I4: 4016) MOVC,R4,#1 (I3: 4012) MOVC,R3,#3 (I2: 4008) MOVC,R2,#2 (I1: 4004) MOVC,R1,#1 (I0: 4000) MOVC,R0,#4000 EMPTY EMPTY
CLOCK CYCLE 6	
 Instruction at FETCHSTAGE> Instruction at DECODE_RF_STAGE> Instruction at EX1STAGE> Instruction at EX2STAGE> Instruction at MEMORY1STAGE> Instruction at WRITEBACK_STAGE> 	(I5: 4020) ADD,R5,R0,R1 (I4: 4016) MOVC,R4,#1 (I3: 4012) MOVC,R3,#3 (I2: 4008) MOVC,R2,#2 (I1: 4004) MOVC,R1,#1 (I0: 4000) MOVC,R0,#4000 EMPTY
CLOCK CYCLE 7	
 Instruction at FETCHSTAGE> Instruction at DECODE_RF_STAGE> Instruction at EX1STAGE> Instruction at EX2STAGE> Instruction at MEMORY1STAGE> Instruction at WRITEBACK_STAGE> 	(I6: 4024) ADD,R6,R1,R2 (I5: 4020) ADD,R5,R0,R1 (I4: 4016) MOVC,R4,#1 (I3: 4012) MOVC,R3,#3 (I2: 4008) MOVC,R2,#2 (I1: 4004) MOVC,R1,#1 (I0: 4000) MOVC,R0,#4000

===========	= STATE OF ARCHITECTU	JRAL REGISTER FILE =====
REG[00]	Value = 4000	Status = VALID
REG[01]	Value = 1	Status = VALID
REG[02]	Value = 2	Status = VALID
REG[03]	Value = 3	Status = VALID
REG[04]	Value = -1	Status = VALID
REG[05]	Value = 4001	Status = VALID
REG[06]	Value = 3	Status = VALID
REG[07]	Value = 12003	Status = VALID
REG[08]	Value = 00	Status = VALID
REG[09]	Value = 00	Status = VALID
REG[10]	Value = 00	Status = VALID
REG[11]	Value = 00	Status = VALID
REG[12]	Value = 00	Status = VALID
REG[13]	Value = 00	Status = VALID
REG[14]	Value = 00	Status = VALID
REG[15]	Value = 00	Status = VALID
=======================================	STATE OF DATA MEMOR	Y ======
MEM[00]	Data Value = 0	0
MEM[01]	Data Value = 0	0
MEM[02]	Data Value = 00)

.
MEM[99] | Data Value = 00 |

Solution Without Forwarding:

						\rightarrow	_	_			_			_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_			_	_	-	-	-	_	\rightarrow	_	_			
4000	10	MOVC,R0,#4000		ST/CY	1	2	3	4	5	6	7	8	9	10	0 1	1 12	2 13	14	1 1:	5 16	5 17	1	8 1	9 2	20 2	21 /	22	23 2	4 2	5 2	6 2	27	28	29	30	31	32	33	34	35	3 30	6 3	37	38	39	40
4004	I1	MOVC,R1,#1		F	10	I1	I2	I3	I 4	15	I 6	16	I 7	18	3 I	B 19	IS	I	I.	9 IS) I1	0 I1	1 I	5 I	6	I7	I8	I9]	9 I	9 I	9]	I9]	I10	I11	I12	I12	I1:	2 11:	2 112	2 I1:	3					
4008	I2	MOVC,R2,#2		D/RF		10	I1	I2	I 3	I 4	15	I 5	16	17	7 I	7 I	18	18	I	8 18	I 19	I1	0	I	5	I6	17	I8]	8 I	8 I	8	18	I9	I10	I11	I11	I1:	1 I1	111	1 I1:	2					
4012	I3	MOVC,R3,#3		EX1			10	I1	I2	13	Ι4		I 5	16	5	ľ	7				18	I	9			I5 :	I6	I7					I8	<u>1</u> 9	I10)				I1:	1 I1:	2				
4016	I 4	MOVC,R4,#1		EX2				10	I 1	12	13	I 4		15	5 10	5	17					I	8				I 5	I6 I	7					18	Ι9	I10)				I1	1 I	I12			
4020	I 5	ADD,R5,R0,R1		MEM1					10	I1	I2	Ι3	I4		I:	5 I	5	17	7			Т	I	8	Т			I5 I	6 I	7	T				18	19	I10	0			Т	I	I11	I12		
4024	I6	ADD,R6,R1,R2	Ī	MEM2						10	Ι1	I2	I3	14	1	I.	16	,	I	7		T	T	I	8	T		I	5 I	5 I	7					18	IS	I10)			Т		I11	I12	
4028	I7	SUB,R4,R4,R1	Ī	WB							10	I1	I2	13	3 I4	4	15	I	5	17	7	\top				18			I	5 I	6]	[7					18	IS	I10)	T		T		I11	I12
4032	18	BZ,#-12																																												
4036	I9	MUL,R7,R5,R6																																												
4040	I10	MOVC,R8,#0																																												
4044	I11	AND,R9,R7,R8																																												
4048	I12	HALT																																												
4052	I13	MOVC,R10,#500																																												
4056	I14	MOVC,R11,#10																																												
		Stalling																																												
		Flushed																																												
		Branch taken																																												
		Branch not taken																																												

Solution With Forwarding:

					_						_						_															$\overline{}$
4000	10	MOVC,R0,#4000	ST/CY	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
4004	I1	MOVC,R1,#1	F	Ι0	I1	I2	13	I4	I 5	Ι6	Ι7	I8	I9	I9	I10	I11	I 5	16	I 7	18	I9	19	I10	I11	I12	I12	I13					
4008	I2	MOVC,R2,#2	D/RF		10	I1	I 2	I3	I 4	I 5	16	I 7	18	18	19	I10		I 5	I 6	I 7	18	18	19	I10	I11	I11	I12					
4012	I3	MOVC,R3,#3	EX1			10	I1	I2	I 3	Ι4	I 5	I 6	I 7		I8	19			I 5	I 6	I 7		18	I9	I10		I11	I12				
4016	14	MOVC,R4,#1	EX2				10	I1	I 2	Ι3	Ι4	I 5	16	17		18				I 5	I6	17		18	I9	I10		I11	I12			
4020	I5	ADD,R5,R0,R1	MEM1					10	I1	I2	Ι3	I 4	I 5	I6	I7		18				I 5	I6	I7		18	I9	I10		I11	I12		
4024	I6	ADD,R6,R1,R2	MEM2						Ι0	I1	I2	I3	I4	I 5	16	I7		18				I 5	I 6	I7		18	19	I10		I11	I12	
4028	17	SUB,R4,R4,R1	WB							Ι0	I1	I2	I 3	I 4	I 5	I6	17		18				I 5	I 6	I7		18	19	I10		I11	I12
4032	18	BZ,#-12																														
4036	I9	MUL,R7,R5,R6																														
4040	I10	MOVC,R8,#0																														
4044	I11	AND,R9,R7,R8																														
4048	I12	HALT																														
4052	I13	MOVC,R10,#500																														
4056	I14	MOVC,R11,#10																														
		Stalling																														
		Flushed																														
		Branch taken																														
		Branch not taken																														