

min & max
best & best

- In Innovus
- File → import design
- Netlist → browse and arrow key → select the netlist file → Add → close
- In Tech / Phy libraries →
 - Select LEF files → browse → arrow key → select 90nm → select 2 LEF files inside it
- Techfile → macrofile. select → add → close
- In Power nets, VDD
 - VDD Ground nets, VSS
- Create Analysis Config → Click → window opens → choose library sets → right click → new → name → wc-lib
- Add lib files → /home/install/foundry/digital/90nm/
(timing lib → add) dig/lib/slow lib
- Add → Close → OK
- Repeat this to choose fast lib / BC-lib
- RC corner → new → name → rc-corner
- captable → browse → select
- tempr → 25
- other values r default. donot change
- ARC tech file → browse → /home/install/foundry/
digital/90nm/dig/qrc/gpdk90_91 → OK
- Delay corners → new → name → ~~delay~~ wc-delay corner
- Attributes → RC-corner → rc-corner → lib → wc-lib
- " " → lib → bc-lib
- Constraint modes → RClick → new → name → constraint →
SDC constraint file → Add → add the synthesised file
after synthesis not user written file → Count.sdc.sdc

→ Analysis View → new → name → WC-analysis
→ C. mode → constraint → D. corner → WC-delay

→ similarly do for BC-analysis.

→ Add both analysis

→ Setup Analysis → New → A. view → WC-analysis → OK

→ Hold " → New → A. view → BC-analysis → OK

→ Save & Close

→ File name → Default.view. → save.

→ Save → Default.globals → save → OK

→ In Innovus Imp window,

→ floorplan → specify f.plan. →

innovus → Source Default.globals → init-design > → in terminal.
< if stuck >

→ Ratio (H/W) → 1

Core utilisation → 0.45

Core to left, top, right, bottom → 5

→ OK

→ Power → Power planning → Add ring → browse.

→ Net selection → select VDD VSS → Add → OK

becoz of low resistance.

→ Ring confiⁿ →
higher metal layers M9(9) & M8(8)
(T&B) (L&R)

spacing → All → 0.5

width → All → 1

offset → All → 1.8

select the offset → OK

→ Power → P. Plan → Add Stripes → browse Nets →

Select VDD VSS → Add → OK

→ Vertical → metal 8(8) → width → 1, spacing → 0.5

→ set pattern →
set-to-set → dist → 100
no of sets → 2

lesser values to satisfy Area constraint

→ Apply

→ Repeat for horizontal. M9(9) spacing → 0.5
width → 1. → Apply → OK

→ Route → special Route → browse Net → choose Vdd Vss
→ ~~Add~~ → OK

→ Vdd Vss routed to the whole area.

→ to place std cells → wch was present in netlist file.

→ Place → P-Stdcell → Place window → mode

→ ^(click) Select Place I/O cells → OK. → OK in mode

→ Rightclick → physical view → to view the cells,

→ Timing → Report timing → Pre CTS → Setup → OK

→ check Violation path in terminal if it is zero it
fine.

→ Again Timing → Report timing → Post CTS → hold.

→ Here Violating path is not zero.


→ we have to make that to zero.

→ It shd be optimised.

→ ECO → optinie design → post CTS → uncheck setup
& select the hold → OK.

→ Repeat the Analysis for Post CTS → to check the
violation is zero or not.

→ Clock → ^{debugger} CTD Confign → window Id name - Ctd-window
OK → YES →



→ File → save design → Innovus → Filename →
upcount.enc → OK.

→ To Restore the design → File → Restore design.

→ File → save → GDS → browse → up-count.enc

Files of type → All files →
→ OK.