min & max bout & best -> In Innovus File - import derign Netlist -> browse and alraykey -> select the netfixt bile -> Add -> close. In Tech 1 Phy libracies -> Select LEF Egiles - brown - anowkey - select 90 nm -> select 2 LEF giles inside it Lethije -> macrofile select -> add -> close -> In Powed nets, VDD VDD Ground nets, Vss Create Anantypis Config - Click - window opens -> choose library sets -> right dide -> new -> name -> wc-lib. Add lib files - thome/install/foundry/digital/90% digital/90% dig/lib/slow lib Add - Close - OK Repeat this to choose fast lib | BC-lib Rc coiner - new - name - recoiner captable - browse -> Gelect. tempr -> 25 other values r default donot change. are tech file -> browse -> 1 home [install | founday] digital dig/grc/gpdkogo_91: -> Delay corner -> new -> name -> delay corner -> Attributer -> Recorner -> recorner -> lib -> we-lib lib - bc-lib. Constraint moder -> RClick -> new -> name -> constraint -> SDC constraint file - Add - add the synthesised file after synthesis not user written tile - Count. soll. solc

```
-> Analysis View -> new -> name -> wc-analysis
         -> c. mode -> constraint -> D. corner -> WC-delay
  - similarly do for Bc-analysis.
    Add both analysis
 - setup Analysis -> New -> A. View -> wc-analyss -> OK.
 -> teold " -> New -> A. View -> BC-analysis -> OK.
      save & close.
     Rile name -> Default · view . -> save.
  -> save -> Default globals -> save -> OF.
   -> In Innovus Imp window,
   -> floorplan -> Sperify f.plan. ->
                                                        - in terminal.
innover source Befault-globale -> init_derign >
                                                           Lif strucks
      Rdtio (HW) - 1
           Core utilisation -> 0.45
             core to left, top, right, bottom -> 5
  -> Power -> Power planning -> Add ring -> browse.

-> Net selection -> select VDD VSS -> Add .> OK.

-> Net selection -> select VDD VSS -> Add .> OK.

-> bewz of low Rivistance.

-> Ring confin -> Layers Ma(9) 2 miles)

higher metal layers (T&B) (L&R)
               spacing - All - 0.5
                 width -> All -> 1.8.
             select the offset -> 0 K
   -> Power -> p. plan -> Add Stripes -> browne Nets ->
           Select VDD VSS -> Add -> OK. lesser values to satisfy ARCA cometanist
           Vertical - motal 8(8) - width -1, spacing -10.5
                 Set - to set - diet -> 100
           set paten -
                  No of sels -> 2
```

-Apply
-> Repeat for horizontal. M9(9) spacing -> 0.5 -> Apply .50
→ Route → special Route → browne Net → choose Vdd V;
→ vdd vss routed to the whole area. → to place std cells → wch was present in netlist file.
- place - p. Std cell - Place window - Mode ctick) place 110 cells - OK OK in mode
-> Righterorner -> phyrical view -> to view the cells,
- Timing - Report timing - Are as - Setup - OK
-> check Violation path in terminal if it is zero
Again Timing - Report timing - post cts - hold.
- Here Violating path is not zero.
- we have to make that to zero.
he is a down to
=> ECO - optimie design -> porta.
- Repeat the Analysis for not.
-> Clock - CTD Confign -> Window Id name - Ctd-window
ok > Yes - Right Wick - at his bute editor-check wit
Repeat this for all others, all others, all others
-, file -> save design -> Innovus -> Filerame -> ok.
To Restore the destroy browse - up-count enc

Ries of tupe - Ad files ->