


**EE 2018 Q-14**

Q. In the logic circuit shown in the figure, Y is given by



1. A)  $Y = ABCD$
2. B)  $Y = (A + B)(C + D)$
3. C)  $Y = A + B + C + D$
4. D)  $Y = AB + CD$

**Step 1: First Two Gates**

The upper and lower gates are NAND gates.

$$X = (AB)' \quad (1)$$

$$W = (CD)' \quad (2)$$

**Step 2: Final Gate**

The outputs of the two NAND gates are fed to another NAND gate.

$$Y = (XW)' \quad (3)$$

Substituting  $X$  and  $W$ ,

$$Y = [(AB)'(CD)']' \quad (4)$$

### Step 3: Apply De Morgan's Theorem

$$(A'B')' = A + B \quad (5)$$

More generally,

$$(P'Q')' = P + Q \quad (6)$$

Let

$$P = AB \quad (7)$$

and

$$Q = CD \quad (8)$$

Therefore,

$$Y = (AB) + (CD) \quad (9)$$

Hence,

$$Y = AB + CD \quad (10)$$

### Correct Option

$$(D) Y = AB + CD \quad (11)$$