4M x 16bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 4,194,304 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -5 or -6), power consumption(Normal or Low power) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 4Mx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

Part Identification

- KM416V4000B/B-L(3.3V, 8K Ref.)
- KM416V4100B/B-L(3.3V, 4K Ref.)

· Active Power Dissipation

Unit: mW

| Speed | 8K | 4K |
|-------|-----|-----|
| -45 | 360 | 468 |
| -5 | 324 | 432 |
| -6 | 288 | 396 |

· Refresh Cycles

| Part | Part Refresh | | sh time | |
|--------------|--------------|--------|---------|--|
| NO. | cycle | Normal | L-ver | |
| KM416V4000B* | 8K | 64ms | 128ms | |
| KM416V4100B | 4K | 041115 | 1201115 | |


- * Access mode & RAS only refresh mode
 - : 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.) CAS-before-RAS & Hidden refresh mode
 - : 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)

· Performance Range

| Speed | trac | tcac | trc | tpc |
|-------|------|------|-------|------|
| -45 | 45ns | 12ns | 80ns | 31ns |
| -5 | 50ns | 13ns | 90ns | 35ns |
| -6 | 60ns | 15ns | 110ns | 40ns |

- · Fast Page Mode operation
- 2CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- · Self-refresh capability (L-ver only)
- Fast parallel test mode capability
- LVTTL(3.3V) compatible inputs and outputs
- · Early Write or output enable controlled write
- · JEDEC Standard pinout
- · Available in Plastic TSOP(II) packages
- +3.3V±0.3V power supply

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION (Top Views)

•KM416V40(1)00BS



(400mil TSOP(II))

*(N.C): N.C for 4K Refresh Product

| Pin Name | Pin function |
|----------|-----------------------------|
| A0 - A12 | Address Inputs(8K Product) |
| A0 - A11 | Address Inputs(4K Product) |
| DQ0 - 15 | Data In/Out |
| Vss | Ground |
| RAS | Row Address Strobe |
| UCAS | Upper Column Address Strobe |
| LCAS | Lower Column Address Strobe |
| W | Read/Write Input |
| ŌĒ | Data Output Enable |
| Vcc | Power(+3.3V) |
| N.C | No Connection |



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Units |
|---------------------------------------|----------|--------------|-------|
| Voltage on any pin relative to Vss | VIN,VOUT | -0.5 to +6.5 | V |
| Voltage on Vcc supply relative to Vss | Vcc | -0.5 to +4.6 | V |
| Storage Temperature | Tstg | -55 to +150 | °C |
| Power Dissipation | Pb | 1 | W |
| Short Circuit Output Current | los | 50 | mA |

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Units |
|--------------------|--------|--------------------|-----|--------------------|-------|
| Supply Voltage | Vcc | 3.0 | 3.3 | 3.6 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input High Voltage | ViH | 2.0 | - | +5.5 ^{*1} | V |
| Input Low Voltage | VIL | -0.3 ^{*2} | - | 0.8 | V |

^{*1 : 6.5}V at pulse width ≤15ns which is measured at Vcc

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min | Max | Units |
|--|--------|-----|-----|-------|
| Input Leakage Current (Any input 0≤VIN≤Vcc+0.3V, all other pins not under test=0 Volt) | lı(L) | -5 | 5 | uA |
| Output Leakage Current (Data out is disabled, 0V≤Vo∪т≤Vcc) | IO(L) | -5 | 5 | uA |
| Output High Voltage Level(IOH=-2mA) | Voн | 2.4 | - | V |
| Output Low Voltage Level(IoL=2mA) | Vol | • | 0.4 | V |



^{*2 : -1.3} at pulse width \leq 15ns which is measured at Vss

DC AND OPERATING CHARACTERISTICS (Continued)

| Cumbal | mbol Power Si | | Power Speed | | | Max | | | |
|--------|--------------------------------------|-------------|-------------|-----|----|-----|--|--|--|
| Symbol | Symbol Power Speed KM416V4000B | KM416V4100B | Units | | | | | | |
| | | -45 | 100 | 130 | mA | | | | |
| ICC1 | Don't care | -5 | 90 | 120 | mA | | | | |
| | | | 80 | 110 | mA | | | | |
| loos | Normal | Don't core | 2 | 2 | mA | | | | |
| 1002 | | | 2 | mA | | | | | |
| | | -45 | 100 | 130 | mA | | | | |
| Іссз | Don't care | -5 | 90 | 120 | mA | | | | |
| | | -6 | 80 | 110 | mA | | | | |
| | | -45 | 70 | 80 | mA | | | | |
| ICC4 | Don't care | -5 | 60 | 70 | mA | | | | |
| | | -6 | 50 | 60 | mA | | | | |
| loor | Normal | Don't core | 500 | 500 | uA | | | | |
| ICC5 | L | Don't care | 300 | 300 | uA | | | | |
| | | -45 | 100 | 130 | mA | | | | |
| ICC6 | Don't care | -5 | 90 | 120 | mA | | | | |
| | | -6 | 80 | 110 | mA | | | | |
| ICC7 | L | Don't care | 400 | 400 | uA | | | | |
| Iccs | L | Don't care | 400 | 400 | uA | | | | |

Icc1*: Operating Current (RAS and UCAS, LCAS, Address cycling @trc=min.)

ICC2: Standby Current (RAS=UCAS=LCAS=W=VIH)

ICC3*: RAS-only Refresh Current (UCAS=LCAS=VIH, RAS, Address cycling @trc=min.)

ICC4*: Fast Page Mode Current (RAS=VIL, UCAS or LCAS, Address cycling @tpc=min.)

Iccs: Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)

Icce*: CAS-Before-RAS Refresh Current (RAS and UCAS or LCAS cycling @trc=min)

ICC7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, UCAS, LCAS=CAS-before-RAS cycling or 0.2V,

W, OE=VIH, Address=Don't care DQ=Open, TRC=31.25us

Iccs : Self Refresh Current

RAS=UCAS=LCAS=0.2V, W=OE=A0 ~ A12(A11)=Vcc-0.2V or 0.2V, DQ0 ~ DQ15=Vcc-0.2V, 0.2V or Open

*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one fast page mode cycle time, tpc.



CAPACITANCE (TA=25°C, VCC=3.3V, f=1MHz)

| Parameter | Symbol | Min | Max | Units |
|--|--------|-----|-----|-------|
| Input capacitance [A0 ~ A12] | CIN1 | - | 5 | pF |
| Input capacitance [RAS, UCAS, LCAS, W, OE] | CIN2 | - | 7 | pF |
| Output capacitance [DQ0 - DQ15] | CDQ | - | 7 | pF |

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, See note 1,2) Test condition : Vcc=3.3V \pm 0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V

| Parameter | Symbol | -4 | 15 | -5 | | -6 | | Units | Note |
|--|--------------|-----|-----|-----|-----|-----|-----|-------|--------|
| Faranietei | Symbol | Min | Max | Min | Max | Min | Max | | 11010 |
| Random read or write cycle time | trc | 80 | | 90 | | 110 | | ns | |
| Read-modify-write cycle time | trwc | 115 | | 133 | | 153 | | ns | |
| Access time from RAS | trac | | 45 | | 50 | | 60 | ns | 3,4,10 |
| Access time from CAS | tcac | | 12 | | 13 | | 15 | ns | 3,4,5 |
| Access time from column address | taa | | 23 | | 25 | | 30 | ns | 3,10 |
| CAS to output in Low-Z | tclz | 0 | | 0 | | 0 | | ns | 3 |
| Output buffer turn-off delay | toff | 0 | 13 | 0 | 13 | 0 | 13 | ns | 6 |
| Transition time (rise and fall) | tτ | 1 | 50 | 1 | 50 | 1 | 50 | ns | 2 |
| RAS precharge time | trp | 25 | | 30 | | 40 | | ns | |
| RAS pulse width | tras | 45 | 10K | 50 | 10K | 60 | 10K | ns | |
| RAS hold time | trsh | 12 | | 13 | | 15 | | ns | |
| CAS hold time | tcsн | 45 | | 50 | | 60 | | ns | |
| CAS pulse width | tcas | 12 | 10K | 13 | 10K | 15 | 10K | ns | |
| RAS to CAS delay time | trcd | 18 | 33 | 20 | 37 | 20 | 45 | ns | 4 |
| RAS to column address delay time | trad | 13 | 22 | 15 | 25 | 15 | 30 | ns | 10 |
| CAS to RAS precharge time | tcrp | 5 | | 5 | | 5 | | ns | |
| Row address set-up time | tasr | 0 | | 0 | | 0 | | ns | |
| Row address hold time | trah | 8 | | 10 | | 10 | | ns | |
| Column address set-up time | tasc | 0 | | 0 | | 0 | | ns | 13 |
| Column address hold time | t CAH | 8 | | 10 | | 10 | | ns | 13 |
| Column address to RAS lead time | tral | 23 | | 25 | | 30 | | ns | |
| Read command set-up time | trcs | 0 | | 0 | | 0 | | ns | |
| Read command hold time referenced to CAS | trch | 0 | | 0 | | 0 | | ns | 8 |
| Read command hold time referenced to RAS | trrh | 0 | | 0 | | 0 | | ns | 8 |
| Write command hold time | twch | 8 | | 10 | | 10 | | ns | |
| Write command pulse width | twp | 8 | | 10 | | 10 | | ns | |
| Write command to RAS lead time | trwL | 13 | | 15 | | 15 | | ns | |
| Write command to CAS lead time | tcwL | 12 | | 13 | | 15 | | ns | 16 |
| Data set-up time | tos | 0 | | 0 | | 0 | | ns | 9,19 |
| Data hold time | tон | 10 | | 10 | | 10 | | ns | 9,19 |



CMOS DRAM

AC CHARACTERISTICS (Continued)

| Parameter | Symbol | | 45 | - | ·5 | -6 | | Units | Note |
|---|--------------|-----|------|-----|------|-----|------|-------|----------|
| Farameter | Symbol | Min | Max | Min | Max | Min | Max | Units | Note |
| Refresh period (Normal) | tref | | 64 | | 64 | | 64 | ms | |
| Refresh period (L-ver) | tref | | 128 | | 128 | | 128 | ms | |
| Write command set-up time | twcs | 0 | | 0 | | 0 | | ns | 7 |
| CAS to W delay time | tcwd | 32 | | 36 | | 38 | | ns | 7,15 |
| RAS to W delay time | trwd | 67 | | 73 | | 83 | | ns | 7 |
| Column address to $\overline{\mathbf{W}}$ delay time | tawd | 43 | | 48 | | 53 | | ns | 7 |
| CAS precharge W delay time | tcpwd | 48 | | 53 | | 60 | | ns | |
| CAS set-up time (CAS -before-RAS refresh) | tcsr | 5 | | 5 | | 5 | | ns | 17 |
| CAS hold time (CAS -before-RAS refresh) | tchr | 10 | | 10 | | 10 | | ns | 18 |
| RAS to CAS precharge time | trpc | 5 | | 5 | | 5 | | ns | |
| Access time from CAS precharge | t CPA | | 26 | | 30 | | 35 | ns | 3 |
| Fast Page mode cycle time | tpc | 31 | | 35 | | 40 | | ns | |
| Fast Page mode read-modify-write cycle time | tprwc | 70 | | 76 | | 85 | | ns | |
| CAS precharge time (Fast page cycle) | tcp | 9 | | 10 | | 10 | | ns | 14 |
| RAS pulse width (Fast page cycle) | trasp | 45 | 200K | 50 | 200K | 60 | 200K | ns | |
| RAS hold time from CAS precharge | trhcp | 28 | | 30 | | 35 | | ns | |
| OE access time | toea | | 12 | | 13 | | 15 | ns | |
| OE to data delay | toed | 12 | | 13 | | 13 | | ns | |
| Output buffer turn off delay time from OE | toez | 0 | 13 | 0 | 13 | 0 | 13 | ns | 6 |
| OE command hold time | toeh | 12 | | 13 | | 15 | | ns | |
| Write command set-up time (Test mode in) | twrs | 10 | | 10 | | 10 | | ns | 11 |
| Write command hold time (Test mode in) | twтн | 15 | | 15 | | 15 | | ns | 11 |
| \overline{W} to \overline{RAS} precharge time (\overline{C} -B- \overline{R} refresh) | twrp | 10 | | 10 | | 10 | | ns | |
| \overline{W} to \overline{RAS} hold time (\overline{C} -B- \overline{R} refresh) | twrh | 10 | | 10 | | 10 | | ns | |
| \overline{RAS} pulse width (\overline{C} -B- \overline{R} self refresh) | trass | 100 | | 100 | | 100 | | us | 20,21,22 |
| RAS precharge time (C-B-R self refresh) | trps | 80 | | 90 | | 110 | | ns | 20,21,22 |
| $\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh) | tchs | -50 | | -50 | | -50 | | ns | 20,21,22 |

CMOS DRAM

TEST MODE CYCLE (Note 11)

| Parameter | Symbol | -4 | 45 | -5 | | -6 | | Units | Note |
|---|--------|-----|------|-----|------|-----|------|-------|-----------|
| Farameter | Symbol | Min | Max | Min | Max | Min | Max | Units | Note |
| Random read or write cycle time | trc | 85 | | 95 | | 115 | | ns | |
| Read-modify-write cycle time | trwc | 120 | | 138 | | 160 | | ns | |
| Access time from RAS | trac | | 50 | | 55 | | 65 | ns | 3,4,10,12 |
| Access time from CAS | tcac | | 17 | | 18 | | 20 | ns | 3,4,5,12 |
| Access time from column address | taa | | 28 | | 30 | | 35 | ns | 3,10,12 |
| RAS pulse width | tras | 50 | 10K | 55 | 10K | 65 | 10K | ns | |
| CAS pulse width | tcas | 17 | 10K | 18 | 10K | 20 | 10K | ns | |
| RAS hold time | trsh | 17 | | 18 | | 20 | | ns | |
| CAS hold time | tсsн | 50 | | 55 | | 65 | | ns | |
| Column Address to RAS lead time | tral | 28 | | 30 | | 35 | | ns | |
| CAS to W delay time | tcwd | 37 | | 41 | | 43 | | ns | 7 |
| RAS to W delay time | trwd | 72 | | 78 | | 88 | | ns | 7 |
| Column Address to W delay time | tawd | 48 | | 53 | | 58 | | ns | 7 |
| Fast Page mode cycle time | tpc | 36 | | 40 | | 45 | | ns | |
| Fast Page mode read-modify-write cycle time | tprwc | 75 | | 81 | | 90 | | ns | |
| RAS pulse width (Fast page cycle) | trasp | 50 | 200K | 55 | 200K | 65 | 200K | ns | |
| Access time from CAS precharge | tcpa | | 31 | | 35 | | 40 | ns | 3 |
| OE access time | toea | | 17 | | 18 | | 20 | ns | |
| OE to data delay | toed | 17 | | 18 | | 18 | | ns | |
| OE command hold time | tоен | 17 | | 18 | | 20 | | ns | |

NOTES

- 1. An initial pause of 200§Á is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL load and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met, tRCD(max) is specified as a reference point only.


 If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. toff(min)and toez(max) define the time at which the output achieves the open circuit condition and are not referenced Vohor Vol.
- 7. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either trch or trrh must be satisfied for a read cycle.
- 9. These parameters are referenced to \overline{CAS} falling edge in early write cycles and to \overline{W} falling edge in read-modify-write cycles. Operation within the trad (max) limit insures that trac (max) can be met. trad (max) is specified as a reference point only.
- If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
 These specifications are applied in the test mode.
- 11. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified values. These parameters
- 12. should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

KM416V40(1)00B Truth Table

| RAS | LCAS | UCAS | w | ŌĒ | DQ0 - DQ7 | DQ8-DQ15 | STATE |
|-----|------|------|---|----|-----------|----------|------------|
| Н | Х | Х | Х | Х | Hi-Z | Hi-Z | Standby |
| L | Н | Н | Х | Х | Hi-Z | Hi-Z | Refresh |
| L | L | Н | Н | L | DQ-OUT | Hi-Z | Byte Read |
| L | Н | L | Н | L | Hi-Z | DQ-OUT | Byte Read |
| L | L | L | Н | L | DQ-OUT | DQ-OUT | Word Read |
| L | L | Н | L | Н | DQ-IN | - | Byte Write |
| L | Н | L | L | Н | - | DQ-IN | Byte Write |
| L | L | L | L | Н | DQ-IN | DQ-IN | Word Write |
| L | Ĺ | Ĺ | Н | Н | Hi-Z | Hi-Z | - |



- 13. tasc, tcah are referenced to the earlier \overline{CAS} falling edge.
- 14. tcp is specified from the later CAS rising edge in the previous cycle to the earlier CAS falling edge in the next cycle.
- 15. tcwp is referenced to the later $\overline{\text{CAS}}$ falling edge at word read-modify-write cycle.
- 16. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.
- 17. tcsr is referenced to the earlier CAS falling edge before RAS transition low.
- 18. t_{CHR} is referenced to the later \overline{CAS} rising edge after \overline{RAS} transition low.




19. tos is specified for the earlier \overline{CAS} falling edge and toh is specified by the later \overline{CAS} falling edge.



- 20. If trass≥100us, then RAS precharge time must use trps instead of trp.
- 21. For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K/8K) cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
- 22. For distributed $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ with 15.6us interval $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.


WORD READ CYCLE






LOWER BYTE READ CYCLE

NOTE : DIN = OPEN




UPPER BYTE READ CYCLE

NOTE: DIN = OPEN






WORD WRITE CYCLE (EARLY WRITE)






LOWER BYTE WRITE CYCLE (EARLY WRITE)




UPPER BYTE WRITE CYCLE (EARLY WRITE)






WORD WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






WORD READ - MODIFY - WRITE CYCLE






LOWER-BYTE READ - MODIFY - WRITE CYCLE






UPPER-BYTE READ - MODIFY - WRITE CYCLE






FAST PAGE MODE WORD READ CYCLE






FAST PAGE MODE LOWER BYTE READ CYCLE






FAST PAGE MODE UPPER BYTE READ CYCLE






FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)






FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)






FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)






FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE






FAST PAGE MODE LOWER BYTE READ - MODIFY - WRITE CYCLE





FAST PAGE MODE UPPER BYTE READ - MODIFY - WRITE CYCLE






RAS - ONLY REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , DIN = Don't care

DOUT = OPEN




CAS - BEFORE - RAS REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care






HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)






CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care





PACKAGE DIMENSION

