


Memory address


Binary	<u>Decimal</u>	Memory contents
0000000000	0	10110101 01011100
0000000001	1	10101011 10001001
0000000010	2	00001101 01000110
	•	•
	•	•
	•	•
	•	•
	•	•
1111111101	1021	10011101 00010101
111111111(1022	00001101 00011110
1111111111	1023	11011110 00100100


^{© 2008} Pearson Education, Inc. M. Morris Mano & Charles R. Kime

□ TABLE 8-1Control Inputs to a Memory Chip


Chip select CS	Read/Write R/W	Memory operation
0	X	None
1 1	0 1	Write to selected word Read from selected word











(a) Logic diagram















^{© 2008} Pearson Education, Inc. M. Morris Mano & Charles R. Kime








^{© 2008} Pearson Education, Inc. M. Morris Mano & Charles R. Kime




☐ TABLE 8-2 DRAM Types

Туре	Abbreviation	Description
Fast Page Mode DRAM	FPM DRAM	Takes advantage of the fact that, when a row is accessed, all of the row values are available to be read out. By changing the column address, data from different addresses can be read out without reapplying the row address and waiting for the delay associated with reading out the row cells to pass if the row portion of the addresses match.
Extended Data Output DRAM	EDO DRAM	Extends the length of time that the DRAM holds the data values on its output, permitting the CPU to perform other tasks during the access since it knows the data will still be available.
Synchronous DRAM	SDRAM	Operates with a clock rather than being asynchronous. This permits a tighter interaction between memory and CPU, since the CPU knows exactly when the data will be available. SDRAM also takes advantage of the row value availability and divides memory into distinct banks, permitting overlapped accesses.
Double Data Rate Synchronous DRAM	DDR SDRAM	The same as SDRAM except that data output is provided on both the negative and the positive clock edges.
Rambus DRAM	RDRAM	A proprietary technology that provides very high memory access rates using a relatively narrow bus.
Error-Correcting Code	ECC	May be applied to most of the DRAM types above to correct single bit data errors and often detect double errors.

^{© 2008} Pearson Education, Inc. M. Morris Mano & Charles R. Kime





^{© 2008} Pearson Education, Inc. M. Morris Mano & Charles R. Kime

