

Section 43. High-Speed PWM

HIGHLIGHTS

This section of the manual contains the following topics:

43.1	Introduction	. 43-2
43.2	Features	. 43-2
43.3	Control Registers	. 43-3
43.4	Architecture Overview	43-22
43.5	Module Description	43-25
43.6	PWM Generator	43-33
43.7	PWM Trigger	43-45
43.8	PWM Interrupts	43-51
	PWM Operating Modes	
43.10	PWM Fault Pins	43-56
43.11	Special Features	43-65
43.12	PWM Output Pin Control	43-68
43.13	Immediate Update of PWM Duty Cycle	43-70
43.14	Power-Saving Modes	43-71
43.15	External Control of Individual Time Base(s) (Current Reset Mode)	43-72
43.16	Application Information	43-72
43.17	Burst Mode Implementation	43-81
	Register Map	
	Related Application Notes	
43.20	Revision History	43-85

Note:

This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the "**High-Speed PWM**" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

43.1 INTRODUCTION

This section describes the High-Speed PWM module and its associated operational modes. The High-Speed PWM module in the dsPIC33F/PIC24H device family supports a wide variety of PWM modes and is ideal for power conversion applications. Some of the common applications of High-Speed PWM module include the following:

- AC-to-DC converters
- Power Factor Correction (PFC)
- Interleaved Power Factor Correction (IPFC)
- Inverters
- DC-to-DC converters
- · Battery chargers
- · Digital lighting
- Uninterruptable Power Supply (UPS)
- · AC and DC motors

43.2 FEATURES

The High-Speed PWM module consists of the following major features:

- · Up to four PWM generators
- Two PWM outputs per PWM generator
- Individual time base and duty cycle for each PWM output
- Duty cycle, dead time, phase shift and frequency resolution of 1.04 ns at 40 MIPS
- · Independent fault and current-limit inputs for eight PWM outputs
- · Redundant output
- True Independent output
- · Center-Aligned PWM mode
- · Output override control
- · Special Event Trigger
- Prescaler for input clock
- Dual trigger to Analog-to-Digital Converter (ADC) per PWM period
- PWMxL and PWMxH output pin swapping
- · Remappable PWM4H and PWM4L pins
- · Independent PWM frequency, duty cycle and phase shift changes
- · Leading-Edge Blanking (LEB) functionality
- PWM Capture functionality

Note: Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

43.3 CONTROL REGISTERS

This section outlines the specific functions of each register that controls the operation of High-Speed PWM module.

PTCON: PWM Time Base Control Register

- Enables or disables the High-Speed PWM module
- Sets the Special Event Trigger for the Analog-to-Digital Converter (ADC)
- Enables or disables immediate period updates
- Selects the synchronizing source for the master time base
- Specifies synchronization settings

• PTCON2: PWM Clock Divider Select Register(2)

- Provides the clock prescaler to the PWM master time base

• PTPER: Master Time Base Period Register

- Provides the PWM time period value

SEVTCMP: PWM Special Event Compare Register

- Provides the compare value that is used to trigger the ADC module

• MDC: PWM Master Duty Cycle Register

- Provides the PWM master duty cycle value

• PWMCONx: PWM Control Register

- Enables or disables fault interrupt, current-limit interrupt, primary trigger interrupt
- Provides the Interrupt status for fault interrupt, current-limit interrupt and primary trigger interrupt
- Selects the type of time base (master time base or independent time base)
- Selects the type of duty cycle (master duty cycle or independent duty cycle)
- Controls the Dead Time mode
- Enables or disables Center-Aligned mode
- Controls external PWM Reset operation
- Enables or disables immediate updates of the duty cycle, phase offset and independent time base period

PDCx: PWM Generator Duty Cycle Register

- Provides the duty cycle value for the PWMxH and PWMxL outputs, if master time base is selected
- Provides the duty cycle value for the PWMxH output, if independent time base is selected

• PHASEx: PWM Primary Phase Shift Register

- Provides the phase shift value for the PWMxH output, if master time base is selected
- Provides the independent time base period for the PWMxH output, if independent time base is selected

• DTRx: PWM Dead Time Register

- Provides the dead time value for the PWMxH output, if positive dead time is selected
- Provides the dead time value for the PWMxL output, if negative dead time is selected

• ALTDTRx: PWM Alternate Dead Time Register

- Provides the dead time value for the PWMxL output, if positive dead time is selected
- Provides the dead time value for the PWMxH output, if negative dead time is selected

SDCx: PWM Secondary Duty Cycle Register

 Provides the duty cycle value for the PWMxL output, if independent time base is selected

SPHASEx: PWM Secondary Phase Shift Register

- Provides the phase shift for the PWMxL output, if the master time base is selected
- Provides the independent time base period value for the PWMxL output, if the independent time base is selected

• TRGCONx: PWM Trigger Control Register

- Enables the PWMx trigger postscaler start event
- Specifies the number of PWM cycles to skip before generating the first trigger
- Enables or disables the primary PWM trigger event with the secondary PWM trigger event

IOCONx: PWM I/O Control Register

- Enables or disables PWM pin control feature (PWM control or GPIO)
- Controls the PWMxH and PWMxL output polarity
- Controls the PWMxH and PWMxL output if any of the following modes is selected:
 - · Complementary mode
 - · Push-Pull mode
 - · True Independent mode

• FCLCONx: PWM Fault Current-Limit Control Register

- Selects the current-limit control signal source
- Selects the current-limit polarity
- Enables or disables the Current-Limit mode
- Selects the fault control signal source
- Configures the fault polarity
- Enables or disables the Fault mode

• TRIGx: PWM Primary Trigger Compare Value Register

- Provides the compare value to generate the primary PWM trigger

• STRIGx: PWM Secondary Trigger Compare Value Register

- Provides the compare value to generate the secondary PWM trigger

• LEBCONx: Leading-Edge Blanking Control Register(1)

- Selects the rising or falling edge of the PWM output for LEB
- Enables or disables LEB for fault and current-limit inputs

• PWMCAPx: Primary PWM Time Base Capture Register

 Provides the captured independent time base value when a leading-edge is detected on the current-limit input

Register 43-1: PTCON: PWM Time Base Control Register

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	_	SYNCSR	C<1:0> ⁽¹⁾		SEVTP	S<3:0> ⁽¹⁾	
bit 7							bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared $x = $ Bit is unknown	R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

```
bit 15
               PTEN: PWM Module Enable bit
               1 = PWM module is enabled
                0 = PWM module is disabled
bit 14
               Unimplemented: Read as '0'
bit 13
               PTSIDL: PWM Time Base Stop in Idle Mode bit
               1 = PWM time base halts in CPU Idle mode
                0 = PWM time base runs in CPU Idle mode
bit 12
               SESTAT: Special Event Interrupt Status bit
               1 = Special Event Interrupt is pending
               0 = Special Event Interrupt is not pending
bit 11
               SEIEN: Special Event Interrupt Enable bit
                1 = Special Event Interrupt is enabled
                0 = Special Event Interrupt is disabled
bit 10
               EIPU: Enable Immediate Period Updates bit<sup>(1)</sup>
               1 = Active Period register is updated immediately
               0 = Active Period register updates occur on PWM cycle boundaries
               SYNCPOL: Synchronize Input and Output Polarity bit (1)
bit 9
               1 = SYNCIx/SYNCO polarity is inverted (active-low)
               0 = SYNCIx/SYNCO is active-high
               SYNCOEN: Primary Time Base Sync Enable bit<sup>(1)</sup>
bit 8
               1 = SYNCO output is enabled
               0 = SYNCO output is disabled
               SYNCEN: External Time Base Synchronization Enable bit<sup>(1)</sup>
bit 7
               1 = External synchronization of primary time base is enabled
               0 = External synchronization of primary time base is disabled
bit 6
               Unimplemented: Read as '0'
bit 5-4
               SYNCSRC<1:0>: Synchronous Source Selection bits<sup>(1)</sup>
               11 = Reserved
               10 = Reserved
                01 = SYNCI2
                00 = SYNCI1
               SEVTPS<3:0>: PWM Special Event Trigger Output Postscaler Select bits(1)
bit 3-0
               1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event
```

0001 = 1:2 Postscaler generates Special Event Trigger on every second compare match event 0000 = 1:1 Postscaler generates Special Event Trigger on every compare match event

Note 1: These bits should be changed only when PTEN = 0.

Register 43-2: PTCON2: PWM Clock Divider Select Register⁽²⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
— — — PCLKDIV<2:0>						1)	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved

110 = Divide by 64, maximum PWM timing resolution

101 = Divide by 32, maximum PWM timing resolution

100 = Divide by 16, maximum PWM timing resolution

011 = Divide by 8, maximum PWM timing resolution

010 = Divide by 4, maximum PWM timing resolution

001 = Divide by 2, maximum PWM timing resolution

000 = Divide by 1, maximum PWM timing resolution (power-on default)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: PWM prescaler will affect all timing parameters of the PWM module, including period, duty cycle, phase, dead-time, triggers, leading-edge blanking and PWM capture.

Register 43-3: PTPER: Master Time Base Period Register

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
PTPER<15:8>										
bit 15							bit 8			

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0		
PTPER<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PTPER<15:0>: Master Time Base (PMTMR) Period Value bits

Note 1: The PWM time base has a minimum value of 0x0010, and a maximum value of 0xFFFB.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0'. This yields a period resolution of 8 ns (at fastest Auxiliary Clock rate) for these very short PWM period pulses.

Register 43-4: SEVTCMP: PWM Special Event Compare Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTCM	1P<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	SE	_	_	_			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **SEVTCMP<15:3>:** Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

Note 1: 1 LSB = 1.04 ns. Therefore, minimum SEVTCMP resolution is 8.32 ns.

Register 43-5: MDC: PWM Master Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MDC<15:8>										
bit 15							bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MDC<7:0>										
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period - 0x0008.

2: As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 ns to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 LSB to 3 LSBs.

Register 43-6: PWMCONx: PWM Control Register

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹⁾	CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽³⁾	MDCS ⁽³⁾
bit 15							bit 8

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
DTC<	<1:0>	_	_	_	CAM ^(2,3,5)	XPRES ⁽⁴⁾	IUE
bit 7							bit 0

Legend: HC = Cleared in Hardware		HS = Set in Hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 FLTSTAT: Fault Interrupt Status bit (1)

1 = Fault interrupt is pending

0 = No Fault interrupt is pending

This bit is cleared by setting FLTIEN = 0.

bit 14 CLSTAT: Current-Limit Interrupt Status bit⁽¹⁾

1 = Current-limit interrupt is pending

0 = No current-limit interrupt is pending This bit is cleared by setting CLIEN = 0.

bit 13 TRGSTAT: Trigger Interrupt Status bit

1 = Trigger interrupt is pending

0 = No trigger interrupt is pending

This bit is cleared by setting TRGIEN = 0.

bit 12 **FLTIEN:** Fault Interrupt Enable bit

1 = Fault interrupt is enabled

0 = Fault interrupt is disabled and FLTSTAT bit is cleared

bit 11 CLIEN: Current-Limit Interrupt Enable bit

1 = Current-limit interrupt enabled

0 = Current-limit interrupt disabled and CLSTAT bit is cleared

bit 10 TRGIEN: Trigger Interrupt Enable bit

1 = A trigger event generates an interrupt request

0 = Trigger event interrupts are disabled and TRGSTAT bit is cleared

bit 9 ITB: Independent Time Base Mode bit (3)

1 = PHASEx/SPHASEx registers provide time base period for this PWM generator

0 = PTPER register provides timing for this PWM generator

bit 8 MDCS: Master Duty Cycle Register Select bit (3)

1 = MDC register provides duty cycle information for this PWM generator

0 = PDCx and SDCx registers provide duty cycle information for this PWM generator

Note 1: Software must clear the interrupt status, and in the corresponding IFS bit in the Interrupt Controller.

- 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- 3: These bits should not be changed after the PWM is enabled (PTEN = 1).
- 4: Configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1, to operate in External Period Reset mode.
- **5:** Center-Aligned mode ignores the Least Significant 3 bits of the duty cycle, phase and dead time registers. The highest CAM resolution available is 8.32 ns with the clock prescaler set to the fastest clock.

Register 43-6: PWMCONx: PWM Control Register (Continued)

bit 7-6 **DTC<1:0>:** Dead Time Control bits

11 = Reserved

10 = Dead time function is disabled

01 = Negative dead time actively applied for all output modes00 = Positive dead time actively applied for all output modes

bit 5-3 **Unimplemented:** Read as '0'

bit 2 CAM: Center-Aligned Mode Enable bit (2,3,5)

1 = Center-Aligned mode is enabled0 = Edge-Aligned mode is enabled

bit 1 XPRES: External PWM Reset Control bit (4)

1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base

mode

0 = External pins do not affect PWM time base

bit 0 **IUE:** Immediate Update Enable bit

1 = Updates to the active MDC/PDCx/SDCx registers are immediate

0 = Updates to the active MDC/PDCx/SDCx registers are synchronized to the PWM time base

Note 1: Software must clear the interrupt status, and in the corresponding IFS bit in the Interrupt Controller.

- 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- **3:** These bits should not be changed after the PWM is enabled (PTEN = 1).
- 4: Configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1, to operate in External Period Reset mode.
- **5:** Center-Aligned mode ignores the Least Significant 3 bits of the duty cycle, phase and dead time registers. The highest CAM resolution available is 8.32 ns with the clock prescaler set to the fastest clock.

Register 43-7: PDCx: PWM Generator Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PDCx<15:8>									
bit 15										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PDCx<7:0>									
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

- Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of PWMxH and PWMxL.
 - 2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.
 - **3:** As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 ns to 40 ns, depending on the mode of operation), the PWM Duty Cycle resolution will increase from 1 LSB to 3 LSBs.

Register 43-8: SDCx: PWM Secondary Duty Cycle Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SDCx<15:8>									
bit 15 bit 8									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SDCx<7:0>									
bit 7									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 SDCx<15:0>: Secondary Duty Cycle bits for the PWMxL Output Pin

- **Note 1:** The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.
 - 2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.
 - **3:** As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 ns to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 LSB to 3 LSBs.

Register 43-9: PHASEx: PWM Primary Phase Shift Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PHASEx<15:8>									
bit 15							bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PHASEx<7:0>									
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PHASEx<15:0>: PWM Phase Shift Value or Independent Time Base Period bits for the PWM Generator

Note 1: If PWMCONx<ITB> = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull PWM Output mode (IOCONx<PMOD> = 00, 01 or 10)
 PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs.
- True Independent PWM Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Phase shift value for PWMxH only.
- When PHASEx/SPHASEx register provides the phase shift w.r.t the master time base, the valid range of values is 0x0000 Period.
- **2:** If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull PWM Output mode (IOCONx<PMOD> = 00, 01 or 10)
 PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL outputs.
 - True Independent PWM Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Independent time base period value for PWMxH only.
 - When PHASEx/SPHASEx register provides the local period, the valid range of values are 0x0010 – 0xFFF8.

Register 43-10: SPHASEx: PWM Secondary Phase Shift Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SPHASEx<15:8>									
bit 15 bit										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SPHASEx<7:0>									
bit 7 bit 0										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 SPHASEx<15:0>: Secondary Phase Offset bits for the PWMxL Output Pin (used in Independent PWM mode only)

Note 1: If PWMCONx<ITB> = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull PWM Output mode (IOCONx<PMOD> = 00, 01 or 10) SPHASEx<15:0> = Not used.
- True Independent PWM Output mode (IOCONx<PMOD> = 11) SPHASEx<15:0> = Phase shift value for PWMxL only.
- **2:** If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull PWM Output mode (IOCONx<PMOD> = 00, 01 or 10) SPHASEx<15:0> = Not used.
 - True Independent PWM Output mode (IOCONx<PMOD> = 11) SPHASEx<15:0> = Independent time base period value for PWMxL only.
 - When PHASEx/SPHASEx register provides the local period, the valid range of values are 0x0010 – 0xFFF8.

Register 43-11: DTRx: PWM Dead Time Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			DTRx	<13:8>		
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DTRx<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMxH Dead Time Unit

Register 43-12: ALTDTRx: PWM Alternate Dead Time Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			ALTDTF	Rx<13:8>		
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ALTDTRx<7:0>										
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMxL Dead Time Unit

Register 43-13: TRGCONx: PWM Trigger Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDIV	/<3:0>		_	_	_	_
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾	_			TRGST	RT<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 TRGDIV<3:0>: Trigger # Output Divider bits

1111 = Trigger output for every 16th trigger event
1110 = Trigger output for every 15th trigger event
1101 = Trigger output for every 14th trigger event
1100 = Trigger output for every 13th trigger event
1101 = Trigger output for every 12th trigger event
1101 = Trigger output for every 11th trigger event
1100 = Trigger output for every 10th trigger event
111 = Trigger output for every 9th trigger event
111 = Trigger output for every 8th trigger event
1110 = Trigger output for every 7th trigger event
1110 = Trigger output for every 6th trigger event
1110 = Trigger output for every 5th trigger event
1110 = Trigger output for every 5th trigger event
1111 = Trigger output for every 5th trigger event
1112 = Trigger output for every 4th trigger event
1113 = Trigger output for every 3rd trigger event
1114 = Trigger output for every 3rd trigger event
1115 = Trigger output for every 2nd trigger event

0000 = Trigger output for every trigger event Unimplemented: Read as '0'

DTM: Dual Trigger Mode bit⁽¹⁾

- 1 = Secondary trigger event is combined with the primary trigger event to create PWM trigger
- 0 = Secondary trigger event is not combined with the primary trigger event to create PWM trigger. Two separate PWM triggers are generated

bit 6 Unimplemented: Read as '0'

bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits

111111 = Wait 63 PWM cycles before generating the first trigger event after the module is enabled

bit 11-8

bit 7

Ī

000010 = Wait 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Wait 1 PWM cycles before generating the first trigger event after the module is enabled 000000 = Wait 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWM trigger interrupts.

Register 43-14: IOCONx: PWM I/O Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD<1:0> ⁽¹⁾		OVRENH	OVRENL
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVRDAT	<1:0> ⁽²⁾	FLTDAT	<1:0> ⁽²⁾	CLDAT<1:0>		SWAP	OSYNC
bit 7							bit 0

_		_		-	١.
e	п	0	n	~	•

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **PENH:** PWMxH Output Pin Ownership bit 1 = PWM module controls PWMxH pin

0 = GPIO module controls PWMxH pin

bit 14 PENL: PWMxL Output Pin Ownership bit

1 = PWM module controls PWMxL pin 0 = GPIO module controls PWMxL pin

bit 13 POLH: PWMxH Output Pin Polarity bit

1 = PWMxH pin is active-low0 = PWMxH pin is active-high

bit 12 POLL: PWMxL Output Pin Polarity bit

1 = PWMxL pin is active-low 0 = PWMxL pin is active-high

bit 11-10 **PMOD<1:0>:** PWM # I/O Pin Mode bits⁽¹⁾

11 = PWM I/O pin pair is in the True Independent PWM Output mode

10 = PWM I/O pin pair is in the Push-Pull PWM Output mode 01 = PWM I/O pin pair is in the Redundant PWM Output mode 00 = PWM I/O pin pair is in the Complementary PWM Output mode

bit 9 **OVRENH:** Override Enable for PWMxH Pin bit

1 = OVRDAT<1> provides data for output on PWMxH pin

0 = PWM generator provides data for PWMxH pin

bit 8 **OVRENL:** Override Enable for PWMxL Pin bit

1 = OVRDAT<0> provides data for output on PWMxL pin

0 = PWM generator provides data for PWMxL pin

bit 7-6 OVRDAT<1:0>: State for PWMxH and PWMxL Pins if Override is Enabled bits⁽²⁾

If OVERENH = 1, OVRDAT<1> provides data for PWMxH If OVERENL = 1, OVRDAT<0> provides data for PWMxL

bit 5-4 FLTDAT<1:0>: State for PWMxH and PWMxL Pins if FLTMOD is Enabled bits⁽²⁾

FCLCONx<IFLTMOD> = 0: Normal Fault mode

If Fault active, then FLTDAT<1> provides state for PWMxH If Fault active, then FLTDAT<0> provides state for PWMxL

FCLCONx<IFLTMOD> = 1: Independent Fault mode

If Current-limit active, then FLTDAT<1> provides state for PWMxH If Fault active, then FLTDAT<0> provides state for PWMxL

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

2: State represents Active/Inactive state of the PWM depending on the POLH and POLL.

Register 43-14: IOCONx: PWM I/O Control Register (Continued)

bit 3-2 CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMOD is Enabled bits⁽²⁾

FCLCONx<IFLTMOD> = 0: Normal Fault mode

If current-limit active, then CLDAT<1> provides state for PWMxH If current-limit active, then CLDAT<0> provides state for PWMxL

FCLCONx<IFLTMOD> = 1: Independent Fault mode

CLDAT<1:0> is ignored

bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit

 ${\tt 1 = PWMxH\ output\ signal\ is\ connected\ to\ PWMxL\ pins;\ PWMxL\ output\ signal\ is\ connected\ to\ PWMxH\ output\ signal\ signal$

pins

0 = PWMxH and PWMxL pins are mapped to their respective pins

bit 0 **OSYNC:** Output Override Synchronization bit

1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base

0 = Output overrides via the OVDDAT<1:0> bits occur on next CPU clock boundary

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

2: State represents Active/Inactive state of the PWM depending on the POLH and POLL.

Register 43-15: TRIGx: PWM Primary Trigger Compare Value Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
TRGCMP<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	Т	RGCMP<7:3>			_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 TRGCMP<15:3>: Trigger Control Value bits

When the primary PWM functions in local time base, this register contains the compare values that

can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

Register 43-16: STRIGx: PWM Secondary Trigger Compare Value Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
STRGCMP<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	ST	RGCMP<7:3>	_	_	_		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **STRGCMP<15:3>:** Secondary Trigger Control Value bits

When the secondary PWM functions in local time base, this register contains the compare values that

can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

Note: The STRIGx cannot generate the PWM trigger interrupts.

Register 43-17: FCLCONx: PWM Fault Current-Limit Control Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD			CLPOL ⁽¹⁾	CLMOD			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FL	.TSRC<4:0> ⁽³⁾	FLTPOL ⁽¹⁾	FLTMC	D<1:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

- bit 15 IFLTMOD: Independent Fault Mode Enable bit
 - 1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output, and Fault input maps FLTDAT<0> to PWMxL output. The CLDAT<1:0> bits are not used for override functions
 - 0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMxL outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs
- bit 14-10 CLSRC<4:0>: Current-Limit Control Signal Source Select bits for PWM Generator #⁽²⁾

11111 = Reserved

•

•

01000 = Reserved

00111 = Fault 8

00110 = Fault 7

00101 = Fault 6

00100 **= Fault 5**

00011 = Fault 4

00010 = Fault 3

00001 = Fault 2

00000 = Fault 1

bit 9 **CLPOL:** Current-Limit Polarity bit for PWM Generator #⁽¹⁾

1 = The selected current-limit source is active-low

0 = The selected current-limit source is active-high

bit 8 **CLMOD:** Current-Limit Mode Enable bit for PWM Generator #

1 = Current-Limit mode is enabled

0 = Current-Limit mode is disabled

Note 1: These bits should be changed only when PTEN = 0.

- 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
- 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

Register 43-17: FCLCONx: PWM Fault Current-Limit Control Register (Continued)

11111 = Reserved

•

•

01000 = Reserved

00111 = Fault 8

00110 = Fault 7

00101 = Fault 6

00100 = Fault 5

FLTSRC<4:0>: Fault Control Signal Source Select bits for PWM Generator #(3)

00011 = Fault 4 00010 = Fault 3 00001 = Fault 2 00000 = Fault 1

bit 7-3

bit 2 **FLTPOL**: Fault Polarity bit for PWM Generator #⁽¹⁾

1 = The selected Fault source is active-low0 = The selected Fault source is active-high

bit 1-0 **FLTMOD<1:0>:** Fault Mode bits for PWM Generator #

11 = Fault input is disabled

10 = Reserved

01 = The selected Fault source forces PWMxH and PWMxL pins to FLTDAT values (cycle)

00 = The selected Fault source forces PWMxH and PWMxL pins to FLTDAT values (latched condition)

Note 1: These bits should be changed only when PTEN = 0.

- 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
- 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

Register 43-18: LEBCONx: Leading-Edge Blanking Control Register⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB<9:8>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		LEB<7:3>			_	_	_
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger leading-edge blanking counter 0 = Leading-edge blanking ignores rising edge of PWMxH
bit 14	PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger leading-edge blanking counter 0 = Leading-edge blanking ignores falling edge of PWMxH
bit 13	PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger leading-edge blanking counter 0 = Leading-edge blanking ignores rising edge of PWMxL
bit 12	PLF: PWMxL Falling Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger leading-edge blanking counter 0 = Leading-edge blanking ignores falling edge of PWMxL
bit 11	FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leading-edge blanking is applied to selected fault input 0 = Leading-edge blanking is not applied to selected fault input
bit 10	CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit 1 = Leading-edge blanking is applied to selected current-limit input 0 = Leading-edge blanking is not applied to selected current-limit input
bit 9-3	LEB<6:0>: Leading-Edge Blanking for Current-Limit and Fault Input bits The Blanking can be incremented in 8.32 ns steps.
bit 2-0	Unimplemented: Read as '0'

Note 1: The LEB bits support the blanking (ignoring) of the current-limit and fault pins for a period of 0 ns to 1023 ns in 8.4 ns increments, following any specified rising and falling edge of the PWMxH and PWMxL signals.

43

ligh-Speed PWM

Register 43-19: PWMCAPx: Primary PWM Time Base Capture Register

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
PWMCAP<15:8>									
bit 15									

R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
	P	WMCAP<7:3>	_	_	_		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **PWMCAP<15:3>:** Captured PWM Time Base Value bits

The value in this register represents the captured PWM time base value when a leading edge is

detected on the current-limit input.

bit 2-0 Unimplemented: Read as '0'

Note 1: The Capture feature is available only on primary output (PWMxH).

2: This feature is active only after the LEB processing on the current-limit input signal is complete.

3: The minimum capture resolution is 8.32 ns.

4: This feature can be used when XPRES = 0, in the PWMCONx register.

43.4 **ARCHITECTURE OVERVIEW**

Figure 43-1 illustrates an architectural overview of the High-Speed PWM module and its interconnection with the CPU and other peripherals.

SYNCI1/2 Data Bus Master Time Base ►X SYNCO Synchronization Signal PWM1 Interrupt ►X PWM1H **PWM** Generator 1 ►X PWM1L Fault and Current-Limit Synchronization Signal PWM2 Interrupt PWM2H **PWM** Generator 2 -X PWM2L ▲ Fault and Current-Limit CPU Synchronization Signal PWM3 Interrupt ► PWM3H **PWM** Generator 3 PWM3L Fault and Current-Limit Synchronization Signal PWM4 Interrupt ►X PWM4H Generator 4 ►X PWM4L **Primary Trigger** Secondary Trigger Fault and ADC Module Special Event Trigger Current-Limit

Figure 43-1: High-Speed PWM Module Architectural Overview

The High-Speed PWM module contains up to four PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. A master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. Each generator can operate independently or in synchronization with the master time base. The individual PWM outputs are available on the output pins of the device. The input fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.


Each PWM can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the High-Speed PWM module also generates a Special Event Trigger to the ADC module based on the master time base.

The High-Speed PWM module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 and SYNCI2 pins are the input pins, which can synchronize the High-Speed PWM module with an external signal. The SYNCO pin is an output pin that provides a synchronous signal to an external device.

The High-Speed PWM module can be used for a wide variety of power conversion applications that require the following:

- High operating frequencies with good resolution
- Ability to dynamically control PWM parameters, such as duty cycle, period and dead time
- · Ability to independently control each PWM
- · Ability to synchronously control all PWMs
- · Independent resource allocation for each PWM generator
- · Fault handling capability
- CPU load staggering to execute multiple control loops

Each High-Speed PWM module function is described in the subsequent sections. The interconnection between various registers in the High-Speed PWM module is illustrated in Figure 43-2.




43.5 MODULE DESCRIPTION

43.5.1 PWM Clock Selection

The auxiliary clock generator must be used to generate the clock for the PWM module independent of the system clock. The Primary Oscillator Clock (POSCCLK), Primary PLL Output (Fvco), and Internal FRC Clock (FRCCLK) can be used with an auxiliary PLL to obtain the Auxiliary Clock (ACLK). The auxiliary PLL consists of a fixed 16x multiplication factor. Example 43-1 shows the configuration of auxiliary clock using FRC. Example 43-2 shows the configuration of auxiliary clock using primary oscillator (Posc).

The Auxiliary Clock Control register (ACLKCON) selects the reference clock and enables the auxiliary PLL and output dividers for obtaining the necessary auxiliary clock. Equation 43-1 provides the relationship between the Reference Clock (REFCLK) input frequency and the Auxiliary Clock (ACLK) frequency. The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/04 Oscillator system is illustrated in Figure 43-3.

Figure 43-3: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Oscillator System



Refer to **Section 42. "Oscillator (Part IV)"** (DS70307), for more information on configuring the clock generator.

Equation 43-1:

```
ACLK = (REFCLK * M1)/N

Where:

REFCLK = Internal FRC Clock frequency (7.37 MHz), if the Internal FRC is selected as clock source

REFCLK = Primary Oscillator Clock frequency (POSCCLK), if the Primary Oscillator (Posc) is selected as clock source

M1 = 16, if the auxiliary PLL is enabled by setting the ENAPLL bit (ACLKCON<15>)

M1 = 1, if the auxiliary PLL is disabled

N = Postscaler ratio selected by the Auxiliary Postscaler bits (APSTSCLR<2:0>) in the Auxiliary Clock Control register (ACLKCON<2:0>).
```

Note: The nominal input clock to the PWM should be 120 MHz. Refer to the "**Electrical Characteristics**" section in the specific device data sheet for the full operating range.

Example 43-1: Using FRC for Setting the ACLK

```
/* Setup for the Auxiliary clock to use the FRC as the REFCLK */
/* ((FRC * 16) / APSTSCLR) = (7.37 * 16) / 1 = 117.9 MHz */
ACLKCONDits.FRCSEL = 1; /* FRC is input to Auxiliary PLL */
ACLKCONDits.SELACLK = 1; /* Auxiliary Oscillator provides the clock source */
ACLKCONDits.APSTSCLR = 7; /* Divide Auxiliary clock by 1 */
ACLKCONDits.ENAPLL = 1; /* Enable Auxiliary PLL */
while(ACLKCONDits.APLLCK != 1); /* Wait for Auxiliary PLL to Lock */
```

Example 43-2: Using Primary Oscillator for Setting the ACLK

```
/* Setup for the Auxiliary clock to use the primary oscillator(8 MHz) as the REFCLK */

/*((primary oscillator* 16) / APSTSCLR) = (8 * 16) / 1 = 120 MHz */

/* Primary Oscillator is the Clock Source */
    ACLKCONbits.ARCSEL = 1;

/* Input clock source is determined by ASRCSEL bit setting */
    ACLKCONbits.FRCSEL = 0;

/* Auxiliary Oscillator provides the clock source */
    ACLKCONbits.SELACLK = 1;


/* Divide Auxiliary clock by 1 */
    ACLKCONbits.APSTSCLR = 7;

/* Enable Auxiliary PLL */
    ACLKCONbits.ENAPLL = 1;

/* Wait for Auxiliary PLL to Lock */
    while (ACLKCONbits.APLLCK != 1);
```

The auxiliary clock for the PWM module can be derived from the system clock while the device is running in the primary PLL mode. Equation 43-3 provides the relationship between the Primary PLL Clock (Fvco) frequency and Auxiliary Clock (ACLK) frequency. The block diagram for Fvco as the clock source for auxiliary clock is illustrated in Figure 43-4. The formula to calculate Fvco is shown in Equation 43-2. The example for using Fvco as the auxiliary clock source is shown in Example 43-3.

Figure 43-4: Fvco is the Clock Source for Auxiliary Clock



Note 1: This frequency range must be satisfied when using Fvco as the clock source for Auxiliary Clock.

Equation 43-2:

$$Fvco = \frac{FIN * M}{NI} = FIN * \boxed{\frac{PLLDIV + 2}{PLLPRE + 2}}$$

Equation 43-3:

$$ACLK = \frac{FVCO}{N}$$

Where:

 $N = \text{Postscaler ratio selected by the Auxiliary Postscaler bits (APSTSCLR<2:0>) in the Auxiliary Clock Control register (ACLKCON<2:0>).$

Note: If the primary PLL is used as a source for the auxiliary clock, then the primary PLL should be configured up to a maximum operation of FcY = 30 MHz or less, and FvCo must be in the range of 112 MHz - 120 MHz.

Example 43-3: Using Fvco as the Auxiliary Clock Source

```
/* Setup for the Auxiliary clock to use Fvco as the source */
/* Fosc = Primary Oscillator * (PLLDIV / PLLPOST * PLLPRE) */
/* Fvco = Fosc * N2 */
/* Fosc = 60 MHz; N2 = 2; Fvco = 120 MHz; M = 30 */
/* Input to the Vco = 4 MHz; N1 = 2; Fin = 8 MHz */
    ACLKCONbits.SELACLK = 0; /* Primary PLL (Fvco) provides the source clock for the auxiliary clock divider */
/* Configuring PLL prescaler, PLL Post scaler, PLL divider */
PLLFBD = 28; /* M = 30 */
CLKDIVbits.PLLPOST = 0; /* N1 = 2 */
CLKDIVbits.PLLPRE = 0; /* N2 = 2 */
    ACLKCONbits.APSTSCLR = 7 /* Divide Auxiliary click by 1 */
    while (OSCCONbits.LOCK 1 = 1);/* Wait for PLL to lock */
```

43.5.2 Time Base

Each PWM output in a PWM generator can use either the master time base or an independent time base. The High-Speed PWM module input clock consists of the prescaler (divider) options 1:1 to 1:64, which can be selected using the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV) in the PWM Clock Divider Select register (PTCON2<2:0>). The prescaled value will also reflect the PWM resolution, which helps to reduce the power consumption of the High-Speed PWM module. The prescaled clock is the input to the PWM clock control logic block. The maximum clock rate provides a duty cycle and period resolution of 1.04 ns.

For example:

- If a Prescaler option 1:2 is selected, the PWM duty cycle and period resolution can be set at 2.08 ns. Therefore, the power consumption of the High-Speed PWM module is reduced by approximately 50 percent of the maximum speed operation.
- If a Prescaler option 1:4 is selected, the PWM duty cycle and period resolution can be set at 4.16 ns. Therefore, the power consumption of the High-Speed PWM module is reduced by approximately 75 percent of the maximum speed operation.

The High-Speed PWM module can operate in either the standard edge-aligned or center-aligned time base.

43.5.3 Standard Edge-Aligned PWM

The Standard Edge-Aligned PWM waveforms are illustrated in Figure 43-5. To create the edge-aligned PWM, a timer or counter circuit counts upward from zero to a specified maximum value, called the Period. Another register contains the duty cycle value, which is constantly compared with the timer (period) value. When the timer or counter value is less than or equal to the duty cycle value, the PWM output signal is asserted. When the timer value exceeds the duty cycle value, the PWM signal is deasserted. When the timer is greater than or equal to the period value, the timer resets itself, and the process repeats.

Timer Resets Duty Cycle Match Period Period Value Timer Value PWM1H Ton **T**OFF Inductor charges during TON Ton versus Period controls power flow **PWMxH Duty Cycle** New Duty Cycle Period

Figure 43-5: Standard Edge-Aligned PWM Mode


43.5.4 Center-Aligned PWM

The Center-Aligned PWM waveforms as illustrated in Figure 43-6, align the PWM signals to a reference point such that half of the PWM signal occurs before the reference point and the remaining half of the signal occurs after the reference point. The Center-Aligned mode is enabled when the Center-Aligned Mode Enable bit (CAM) in the PWM Control register (PWMCONx<2>) is set.

When operating in Center-Aligned mode, the effective PWM period is twice the value that is specified in the PHASEx registers because the independent time base counter in the PWM generator is counting up and then counting down during the cycle. The up/down count sequence doubles the effective PWM cycle period. This mode is used in many motor control and uninterrupted power supply applications. The configuration of edge-aligned or center-aligned mode selection is shown in Example 43-4. The center-aligned PWM mode is illustrated in Figure 43-6. The typical application of center-aligned PWM mode in UPS applications is illustrated in Figure 43-7.

Note: The Independent Time Base mode (ITB = 1) must be enabled to use the Center-Aligned mode. If ITB = 0, the CAM bit is ignored.


Figure 43-6: Center-Aligned PWM Mode



Example 43-4: Edge-Aligned or Center-Aligned Mode Selection

```
/* Select Edge-Aligned PWM Time Base */
PW MCON1bits.CAM = 0; /* For Edge-Aligned Mode */
/* Select Center-Aligned PWM Time Base */
PW MCON1bits.CAM = 1; /* For Center-Aligned Mode */
```

Figure 43-7: Center-Aligned PWM Mode in Power Inverter/UPS Applications



43.5.4.1 ADVANTAGES OF CENTER-ALIGNED MODE IN UPS APPLICATIONS

The current ripple frequency and noise frequency are double the switch frequency. A lower magnitude of current ripple is achieved as the switch frequency of the current ripple is doubled. Lower current ripple contributes to relaxed requirements for the DC input capacitor and output filter inductor and capacitor. Lower current ripple contributes to lower output current harmonics. Figure 43-8 illustrates the typical waveforms of UPS, configured for Unipolar Gate Drive in Center-Aligned mode.




Figure 43-8: **Unipolar Gate Drive in Center-Aligned Mode**

43.5.5 Master Time Base/Synchronous Time Base

The PWM functionality in the master time base is illustrated in Figure 43-9.




Figure 43-9: **Master Time Base Block Diagram**

Some of the common tasks of the master time base are as follows:

- · Generates time reference for all the PWM generators
- Generates special event ADC trigger and interrupt
- Supports synchronization with the external SYNC signal (SYNCI1/SYNCI2)
- Supports synchronization with external devices using SYNCO signal

The master time base for a PWM generator is set by loading a 16-bit value into the Time Period register (PTPER). In the Master Time Base mode, the value in the PHASEx and SPHASEx registers provide phase shift between the PWM outputs. The clock for the PWM timer (PMTMR) is derived from the system clock.

43.5.6 Time Base Synchronization

The master time base can be synchronized with the external synchronization signal through the master time base synchronization signal (SYNCI1/SYNCI2). The synchronization source (SYNCI1 and SYNCI2) can be selected using the Synchronous Source Selection bits (SYNCSRC<1:0>) in the PWM Time Base Control register (PTCON<5:4>). The Synchronize Input Polarity bit (SYNCPOL) in the PWM Time Base Control register (PTCON<9>) selects the rising or falling edge of the synchronization pulse, which resets the timer (PMTMR). The External Synchronization feature can be enabled or disabled with the External Time Base Synchronization Enable bit (SYNCEN) in the PWM Time Base Control register (PTCON<7>). The pulse width of the external synchronization signal (SYNCI1/SYNCI2) should be more than 200 ns to ensure the reliable detection by the master time base.

The external device can also be synchronized with the master time base using the synchronization output signal (SYNCO). The SYNCO signal is generated when the Period register (PTPER) resets the PMTMR register. The SYNCO signal pulse 200 ns ensures that other devices reliably sense the signals. The polarity of the SYNCO signal is determined by the SYNCPOL bit in the PTCON register. The SYNCO signal can be enabled or disabled by selecting the Primary Time Base Sync Enable bit (SYNCOEN) in the PTCON register (PTCON<8>).

- Note 1: The period of SYNCI pulse should be smaller than the PWM period value.
 - 2: The SYNCI pulse should be continuous with a minimum pulse width of 200 ns.
 - 3: The PWM cycles are expected to be distorted for the first two SYNCI pulses.
 - **4:** The period value should be a multiple of 8 (Least Significant 3 bits set to '0') for the external synchronization to work in the Push-Pull mode.
 - 5: There is a delay from the input of a SYNC signal until the internal time base counter is Reset. This will be approximately 30 ns.
 - **6:** The External Time Base Synchronization must not be used with phase shifted PWM as the synchronization signal may not maintain the phase relationships between the multiple PWM channels.
 - **7:** The External Time Base Synchronization cannot be used in Independent Time Base mode.

The advantage of synchronization is that it ensures the beat frequencies are not generated when multiple power controllers are in use. The configuration of synchronizing master time base with external signal is shown in Example 43-5.

Example 43-5: Synchronizing Master Time Base with External Signal

```
/* Synchronizing Master Time base with External Signal */

PTCONbits.SYNCSRC = 0; /* Select SYNC1 input as synchronizing source */

PTCONbits.SYNCPOL = 0; /* Rising edge of SYNC1 resets the PWM Timer */

PTCONbits.SYNCEN = 1; /* Enable external synchronization */
```

The configuration of synchronizing external device with master time base is shown in Example 43-6.

Example 43-6: Synchronizing External Device with Master Time Base

```
/* Synchronizing external device with Master time base */
PTCONbits.SYNCPOL = 0; /* SYNCO output is active-high */
PTCONbits.SYNCOEN = 1; /* Enable SYNCO output */
```

43.5.7 Special Event Trigger

The High-Speed PWM module consists of a master Special Event Trigger that can be used for synchronization of Analog-to-Digital (A/D) conversions with the PWM time base. The A/D sampling and conversion time can be programmed to occur any time within the PWM period. The Special Event Trigger allows the user-assigned application to minimize the delay between the time the A/D conversion results are acquired and the time the duty cycle value is updated. The Special Event Trigger is based on the master time base.

The master Special Event Trigger value is loaded into the PWM Special Event Compare register (SEVTCMP). In addition, the PWM Special Event Trigger Output Postscaler Select bits (SEVTPS) in the PWM Time Base Control register (PTCON<3:0>) control the Special Event Trigger operation. To generate a trigger to the ADC module, the value in the PTPER register is compared to the value in the SEVTCMP register. The master Special Event Trigger consists of a postscaler that allows 1:1 to 1:16 postscaler ratio. The postscaler is configured by writing to the SEVTPS control bits in the PTCON register.

Special Event Trigger pulses are always generated during the following instances:

- On a match condition regardless of the status of the Special Event Interrupt Enable bit (SEIEN)
- If the compare value in SEVTCMP register is a value from zero to a maximum value of PTPER register

The Special Event Trigger output postscaler is cleared on these events:

- Any device Reset
- When PTCON<PTEN> = 0


The configuration of ADC special event trigger is shown in Example 43-7.

Example 43-7: ADC Special Event Trigger Configuration

43.5.8 Independent PWM Time Base

The PWM functionality in the independent time base is illustrated in Figure 43-10.

Figure 43-10: Independent Time Base Block Diagrams



Each PWM generator can operate on:

- A shared time base for both the primary (PWMxH) and secondary (PWMxL) outputs
 The independent time base periods for both PWM outputs (PWMxH and PWMxL) are provided by the value in PWM Primary Phase Shift register (PHASEx).
- A dedicated time base for each of the primary (PWMxH) and secondary (PWMxL) outputs
 The independent time base period for PWMxH output is provided by the value in the
 PHASEx register. The independent time base period for PWMxL output is provided by the
 value in the PWM Secondary Phase Shift register (SPHASEx).

Note: The PTMRx and STMRx values are not readable to the user-assigned application.

43.6 PWM GENERATOR

This section describes the functionality of the PWM generator.

43.6.1 PWM Period

The PWM period value defines the switching frequency of the PWM pulses. The PWM period value can be controlled either by the Master Time Period register (PTPER), or by the Independent Time Period PHASEx and SPHASEx registers for the respective primary and secondary PWM outputs.

The PWM period value can be controlled in two ways when the High-Speed PWM module operates in Independent Time Base mode:

- In some modes, the PHASEx register controls the PWM period of the PWM output signals (PWMxH and PWMxL).
- In the True Independent PWM Output mode, the PHASEx register controls the PWM period
 of the PWMxH output signal and the SPHASEx register controls the PWM period of the
 PWMxL output signal.

Refer to **43.9** "**PWM Operating Modes**", for detailed information about various PWM modes and their features.

When the High-Speed PWM module operates in the Master Time Base mode, the PTPER register holds the 16-bit value, that specifies the counting period for the PMTMR timer. When the High-Speed PWM module operates in the Independent Time Base mode, the PHASEx and SPHASEx registers hold the 16-bit value that specifies the counting period for the PTMRx and STMRx timer, respectively. The timer period can be updated any time by the user-assigned application. The PWM time period (PTPER) can be determined using Equation 43-4.

Equation 43-4: PERIOD, PHASEx and SPHASEx Register Value Calculation

$$PTPER, PHASEx, SPHASEx = \begin{bmatrix} ACLK * 8 * Desired PWM Period \\ PWM Input Clock Prescaler Divider (PCLKDIV) \end{bmatrix} - 8$$

$$ACLK = \frac{REFCLK * M1}{N} \text{ (Refer to Equation 43-1)}$$

$$(or)$$

$$ACLK = \frac{FVCO}{N} \text{ (Refer to Equation 43-2)}$$

$$Where:$$

$$REFCLK = FRC = 7.37 \text{ MHz} \text{ (ACLKCON = 1)}$$

$$MI = 16 \text{ Auxiliary PLL (ENAPLL = 1) Enabled}$$

$$N = \text{Post scaler ratio selected by the Auxiliary Post Scaler bits (APSTSCLR<2:0>)}$$
in the clock control register (ACLKCON<2:0>)

Based on Equation 43-4, while operating in the master time base (PTPER register) or the independent time base (PHASEx and SPHASEx registers), the register value to be loaded is shown in Example 43-8.

Example 43-8: PWM Time Period Calculation

$$ACLK = \left[\frac{7.37 \text{ MHz} * 16}{1}\right] = 117.92 \text{ MHz}$$
Where:
$$REFCLK = 7.37 \text{ MHz}$$

$$MI = 16$$

$$N = 1$$

$$PTPER, PHASEx, SPHASEx = \left[\frac{117.92 \text{ MHz} * 8 * 10 \text{ }\mu\text{s}}{1}\right] - 8 = 9426$$
Where:
$$PCLKDIV = 1:1$$

$$Desired PWM Period = \frac{1}{Desired PWM Switching Frequency}$$

$$Desired PWM Switching Frequency = 100 \text{ kHz}$$

The maximum available PWM period resolution is 1.04 ns. The PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) in the PWM Clock Divider Select register (PTCON2<2:0>) determine the type of PWM clock. The timer/counter is enabled or disabled by setting or clearing the PWM Module Enable bit (PTEN) in the PWM Clock Divider Select register (PTCON<15>). The PMTMR timer can also be cleared using the PTEN bit.

If the Enable Immediate Period Updates bit (EIPU) in the PWM Clock Divider Select register (PTCON<10>) is set, the active master period register (an internal shadow register) is updated immediately instead of waiting for the PWM cycle to end. The EIPU bit affects the

PMTMR master time base. The clock prescaler selection is shown in Example 43-9. The PWM time period selection is shown in Example 43-10. The PWM time period initialization is shown in Example 43-11.

Example 43-9: Clock Prescaler Selection

```
/* Select PWM time base input clock prescaler */
/* Choose divide ratio of 1:2 */
PTCON2bits.PCLKDIV = 1;
```

Example 43-10: PWM Time Period Selection

```
/* Select time base period control */
/* Choose one of these options */
PW MCON1bits.ITB = 0; /* PTPER provides the PWM time period value */
PW MCON1bits.ITB = 1; /* PHASEX/SPHASEX provides the PWM time period value */
```

Example 43-11: PWM Time Period Initialization

```
/* Choose PWM time period based on FRC input clock */
/* PWM frequency is 100 kHz */
/* Choose one of the following options */

PTPER = 9426;

PHASEx = 9426;

SPHASEx = 9426;
```

43.6.2 PWM Duty Cycle Control

The duty cycle determines the period of time that the PWM output must remain in the active state. Each duty cycle register allows a 16-bit duty cycle value that is to be specified. The duty cycle values can be updated any time by setting the Immediate Update Enable bit (IUE) in the PWM Control register (PWMCONx<0>). If the IUE bit is '0', the active register updates at the start of the next PWM cycle.

The Master Duty Cycle register (MDC) enables multiple PWM generators to share a common duty cycle register. The MDC register has an important role in the Master Time Base mode.

In addition, each PWM generator has a Primary Duty Cycle register (PDCx) and a Secondary Duty Cycle register (SDCx) that provides separate duty cycles to each PWM.

43.6.2.1 MASTER DUTY CYCLE (MDC)


The master duty cycle is controlled by the master time base generator. The Master Duty Cycle Register Select bit (MDCS) in the PWM Control register (PWMCONx<8>) determines whether the duty cycle of each of the PWMxH and PWMxL outputs are controlled by the PWM Master Duty Cycle register (MDC) or the PWM Primary Duty Cycle (PDCx) and PWM Secondary Duty Cycle (SDCx) registers.

The MDC register enables sharing of the common duty cycle register among multiple PWM generators and saves the CPU overhead required in updating multiple duty cycle registers.

43.6.2.2 PRIMARY DUTY CYCLE (PDCx)

The primary duty cycle is controlled by the independent time base when the Independent Time Base Mode bit (ITB) in the PWM Control register (PWMCONx<9>) is set to '1'. The PDCx register is an input register that provides the duty cycle value for the primary PWM output (PWMxH) signal. The primary duty cycle comparison is illustrated in Figure 43-11.


Figure 43-11: Primary Duty Cycle Comparison



43.6.2.3 SECONDARY DUTY CYCLE (SDCx)

The secondary duty cycle is controlled by the independent time base in the PWMCONx register when the ITB bit is set to '1'. The SDCx register is an input register that provides the duty cycle value for the secondary PWM output (PWMxL) signal. The secondary duty cycle comparison is illustrated in Figure 43-12.

Figure 43-12: Secondary Duty Cycle Comparison



The Duty Cycle can be determined using Equation 43-5.

Equation 43-5: MDC, PDCx and SDCx Calculation

$$MDC, PDCX, SDCX = \frac{ACLK * 8 * Desired PWM Duty Cycle}{PWM Input Clock Prescaler Divider (PCLKDIV)}$$

$$ACLK = \frac{REFCLK * M1}{N} \quad \text{(Refer to Equation 43-1)}$$

$$\text{(or)}$$

$$ACLK = \frac{FVCO}{N} \quad \text{(Refer to Equation 43-2)}$$

$$ACLK = \left[\frac{7.37 \text{ MHz} * 16}{I}\right] = 117.92 \text{ MHz}$$

Where:

REFCLK = 7.37 MHz

$$MI = 16$$
 $N = 1$
 MDC , $PDCX$, $SDCX = \frac{117.92 \text{ MHz} * 8 * 5 \mu s}{1} = 4717$

Where:

The maximum PWM Duty Cycle resolution is 1.04 ns.

Desired PWM Duty Cycle = 5 µs

- **Note 1:** If a duty cycle value is smaller than the minimum value (0x0008), a signal will have zero duty cycle. A value of 0x0008 is the minimum usable duty cycle value that produces an output pulse from the PWM generators.
 - 2: A duty cycle value greater than (Period 0x0008) produces 100% duty cycle.
 - **3:** If a duty cycle value is greater than or equal to the period value, a signal will have a duty cycle of 100%.

Based on Equation 43-5, when the master, independent primary or independent secondary duty cycle is used, the register value is loaded in the MDC, PDCx or SDCx register, respectively. The PWM duty cycle selection is shown in Example 43-12. The PWM duty cycle initialization is shown in Example 43-13.

Example 43-12: PWM Duty Cycle Selection

```
/* Select either Master Duty cycle or Independent Duty cycle */

PW MCON1bits.MDCS = 0; /* PDCx/SDCx provides duty cycle value */

PW MCON1bits.MDCS = 1; /* MDC provides duty cycle value */
```

Example 43-13: PWM Duty Cycle Initialization

```
/* Initialize PWM Duty cycle value */

PDC1 = 4717;/* Independent Primary Duty Cycle is 5 \mus from Equation 43-5 */

SDC1 = 4717;/* Independent Secondary Duty Cycle is 5 \mus from Equation 43-5 */

MDC = 4717;/* Master Duty Cycle is 5 \mus from Equation 43-5 */
```

43.6.2.4 DUTY CYCLE RESOLUTION

The PWM duty cycle and period resolution is 1.04 ns per Least Significant Byte (LSB) with the PWM clock configured for the highest prescaler setting. The PWM duty cycle bit resolution can be determined using Equation 43-6:

Equation 43-6: Bit Resolution Calculation

$$Bit \, Resolution = log_2 \, \boxed{ \begin{array}{c} ACLK * \; 8 * \; Desired \, PWM \, Period \\ \hline PWM \, Input \, Clock \, Prescaler \, Divider \, (PCLKDIV) \end{array}}$$
 Where:
$$Desired \, PWM \, Period = \, \frac{1}{Desired \, PWM \, Switching \, Frequency}$$

The duty cycle bit resolution versus PWM frequencies at highest PWM clock frequency is shown in Table 43-1.

Table 43-1: PWM Frequency and Duty Cycle Resolution

PWM Duty Cycle Resolution	PWM Frequency
16 bits	14.6 kHz
15 bits	29.3 kHz
14 bits	58.6 kHz
13 bits	117.2 kHz
12 bits	234.4 kHz
11 bits	468.9 kHz
10 bits	937.9 kHz
9 bits	1.87 MHz
8 bits	3.75 MHz

At the highest clock frequency, the clock period is 1.04 ns. The PWM resolution becomes coarser by configuring other PWM clock prescaler settings.

43.6.3 Dead Time Generation

Dead time refers to a programmable period of time (specified by the Dead Time Register (DTRx) or the Alternate Dead Time registers (ALTDTRx)), which prevents a PWM output from being asserted until its complementary PWM signal has been deasserted for the specified time.

The High-Speed PWM module consists of four dead time control units. Each dead time control unit has its own dead time value.


Dead time generation can be provided when any of the PWM I/O pin pairs are operating in the Complementary PWM Output mode. Many power converter circuits require dead time because power transistors cannot switch instantaneously. To prevent current shoot-through, some amount of time must be provided between the turn-off event of one PWM output and the turn-on event of the other PWM output in a complementary pair or the turn-on event of the other transistor.

The High-Speed PWM module provides the positive dead time and negative dead time. The positive dead time prevents overlapping of PWM outputs. Positive dead time generation is available for all output modes. Positive dead time circuitry works by blanking the leading edge of the PWM signal. Negative dead time is the forced overlap of the PWMxH and PWMxL signals. Negative dead time works when the extended time period of the currently active PWM output overlaps the PWM output that is just asserted. Certain converter techniques require a limited amount of current shoot-through.

Negative dead time is specified only for complementary PWM signals. Negative dead time does not apply to user or current-limit, or fault overrides. This mode can be implemented by using phase shift values in the PHASEx registers that shift the PWM outputs so that the outputs overlap another PWM signal from a different PWM output channel.

The dead time logic acts as a gate and allows an asserted PWM signal or an override value to propagate to the output. The dead time logic never asserts a PWM output on its own initiative. The dual dead time waveforms for dead time disabled, positive dead time and negative dead time are shown in Figure 43-13.

Figure 43-13: Dual Dead Time Waveforms



The Dead Time feature can be disabled for each PWM generator. The dead time functionality is controlled by the Dead Time Control bits (DTC<1:0>) in the PWM Control register (PWMCONx<7:6>). Dead time is not supported for Independent PWM Output mode.

43.6.4 Dead Time Generators

Each complementary output pair for the High-Speed PWM module has a 12-bit down counter to produce the dead time insertion. Each dead time unit has a rising and falling edge detector connected to the duty cycle comparison output. Depending on whether the edge is rising or falling, one of the transitions on the complementary outputs is delayed until the associated dead time timer generates the specific delay period.

The dead time logic monitors the rising and falling edges of the PWM signals. The dead time counters reset when the associated PWM signal is inactive and starts counting when the PWM signal is active. Any selected signal source that provides the PWM output signal is processed by the dead time logic.

The dead time can be determined using the formula shown in Equation 43-7:

Equation 43-7: Dead Time Calculation

$$DTRX, ALTDTRX = \frac{ACLK * 8 * Desired Dead Time}{PWM Input Clock Prescaler Divider (PCLKDIV)}$$

The maximum dead time resolution is 1.04 ns.

Example 43-14:

$$ACLK = \left[\frac{7.37 \text{ MHz} * 16}{I}\right] = 117.92 \text{ MHz}$$
 (Refer to Equation 43-1)

Where:

REFCLK = 7.37 MHz MI = 16 N = 1 $Desired\ Dead\ Time = 100 \text{ ns}$

$$DTRx, ALTDTRx = \left[\frac{117.92 \text{ MHz } * 8 * 100 \text{ ns}}{1}\right] = 95$$

There are three Dead Time Control modes:

· Positive Dead Time

The Positive Dead Time mode describes a period of time when both the PWMxH and PWMxL outputs are not asserted. This mode is useful when the application must allocate time to disable a power transistor prior to enabling other transistors. This is similar to a "Break before Make" switch. When Positive Dead Time mode is specified, the DTRx registers specify the dead time for the PWMxH output, and the ALTDTRx register specifies the dead time for the PWMxL output.

· Negative Dead Time

The Negative Dead Time mode describes a period of time when both the PWMxH and PWMxL outputs are asserted. This mode is useful in current fed topologies that need to provide a path for current to flow when the power transistors are switching. This is similar to a "Make before Break" switch. When Negative Dead Time mode is specified, the DTRx register specifies the negative dead time for the PWMxL output, and the ALTDTRx register specifies the negative dead time for the PWMxH output. Negative dead time is specified only for complementary PWM output signals.

· Dead Time Disabled

The dead time logic can be disabled per PWM generator. The dead time functionality is controlled by the DTC<1:0> bits in the PWMCONx register.

43.6.5 Dead Time Ranges

The dead time duration provided by each dead time unit is set by specifying an unsigned value in the DTRx and ALTDTRx registers. At maximum operating clock frequency with a 1.04 ns duty cycle resolution, the dead time resolution is 1.04 ns. At the highest PWM resolution, the maximum dead time value is 17.03 μ s.

43.6.6 Dead Time Distortion

For duty cycle values near 0% or 100%, the PWM signal becomes nonlinear if dead time is active. For any duty cycle value less than the dead time, the PWM output is zero. For duty cycle values greater than (100% - dead time), the PWM output is same as if the duty cycle is (100% - dead time).

43.6.7 Dead Time Resolution

At the highest clock rate, the dead time resolution is 1.04 ns under normal operating conditions. However, there are some exceptions: For fault current-limit, or user override events, the highest possible dead time resolution is 8.32 ns (bit 3 in the DTRx and ALTDTRx registers) at maximum CPU speed and prescaler.

Note: When current-limit or fault override data is set to '0', dead time is not applied, and the "zero" override data is applied immediately.

The configuration of PWM dead time control is shown in Example 43-15. The configuration of PWM dead time initialization is shown in Example 43-16.

Example 43-15: PWM Dead Time Control

```
/* Select Dead Time control */
/* Choose one of these options */
PW MCON1bits.DTC = 0; /* Positive Dead Time applied for all modes */
PW MCON1bits.DTC = 1; /* Negative Dead Time applied for all modes */
```

Example 43-16: PWM Dead Time Initialization

```
/* Dead Time value for PWM generator */
/* Refer to Equation 43-7 */
DTR1 = 95;    /* Dead Time value is 100 ns */
ALTDTR1 = 95;    /* Alternate Dead time value is 100 ns */
```

Note: For duty cycle values greater than (100% - dead time), and the application demands 100% duty cycle (i.e., there is no dead time in the PWM output); therefore, configure DTC = 2 in the PWMCONx register.

43.6.8 Dead Time Insertion in Center-Aligned Mode

While using the center-aligned mode and complementary PWM, only the ALTDTRx register must be used for dead time insertion. The dead time is inserted in the PWM waveform is illustrated in Figure 43-14.




Figure 43-14: Dead Time Insertion in Center-Aligned Mode

43.6.9 Phase Shift

Phase shift is the relative offset between PWMxH or PWMxL with respect to the master time base. In Independent Output mode, the PHASEx register determines the relative phase shift between PWMxH and the master time base. The SPHASEx register determines the relative phase shift between PWMxL and the master time base. The contents of the PHASEx register are used as an initialization value for the PTMRx register and the contents of SPHASEx register are used as an initialization value for the STMRx register.

Figure 43-15 and Figure 43-16 provide example waveforms for phase shifting in Complementary mode and Independent Output mode, respectively.

Figure 43-15: Phase Shifting (Complementary Mode)






Figure 43-16: Phase Shifting (Independent Output Mode)



In addition, there are two shadow registers for the PHASEx and SPHASEx registers that are updated whenever new values are written by the user-assigned application. These values are transferred from the shadow registers to the PHASEx and SPHASEx registers on an independent time base Reset. The actual application of these phase offsets on the PWM output occur on a master time base Reset. Figure 43-17 provides the timing diagram that illustrates how these events are generated.

The phase offset value can be any value between zero and the value in the PTPER register. Any PHASEx or SPHASEx value greater than the PERIOD value is treated as a value equal to the Period. It is not possible to create phase shifts greater than the Period. Example 43-17 provides the PWM phase shift initialization.

Figure 43-17: Phase Shift Waveforms



Example 43-17: PWM Phase Shift Initialization

```
/* Initialize phase shift value for the PWM output */
/* Phase shifts are initialized when operating in Master Time Base */
PHASEx = 100; /* Primary phase shift value of 104 ns */
SPHASEx = 100; /* Secondary phase shift value of 104 ns */
```

The bit resolution of PWM duty cycle, phase and dead time with respect to different input clock prescaler selections are shown in Table 43-2.

Table 43-2: Duty Cycle, Phase, Dead Time Bit Resolution Vs. Prescaler Selection

PWM Clock	Bit Resolution						
Prescaler	64 ns	32 ns	16 ns	8 ns	4 ns	2 ns	1 ns
1:1	bit 6	bit 5	bit 6	bit 3	bit 2	bit 1	bit 0
1:2	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	_
1:4	bit 4	bit 3	bit 2	bit 1	bit 0	_	_
1:8	bit 3	bit 2	bit 1	bit 0	_	_	_
1:16	bit 2	bit 1	bit 0	_	_	_	_
1:32	bit 1	bit 0	_	_	_	_	_
1:64	bit 0	_	_	_	_	_	_


43.7 PWM TRIGGER

For the ADC module, the TRIGx and STRIGx registers specify the triggering point for the PWMxH and PWMxL outputs, respectively. An ADC trigger signal is generated when the independent time base counter (PTMRx or STMRx) register value matches with the specified TRIGx or STRIGx register value.

The TRGDIV<3:0> bits in the TRGCONx register act as a postscaler for the TRIGx register to generate ADC triggers. This allows the trigger signal to the ADC to be generated once for every 1, 2, 3.... and 16 trigger events. These bits specify how frequently the ADC trigger is generated.

Each PWM generator consists of the Trigger Postscaler Start Enable Select bits (TRGSTRT<5:0>) in the PWM Trigger Control register (TRGCONx <5:0>) that specify how many PWM cycles to wait before generating the first ADC trigger. The logic for ADC triggering by the High-Speed PWM module is illustrated in Figure 43-18.


Figure 43-18: PWM Trigger for Analog-to-Digital Conversion




Depending on the settings of the TRGDIV<3:0> and TRGSTRT<5:0> bits, triggers are generated at different PWM intervals, as shown in Figure 43-19 through Figure 43-26.

Note: A trigger can be generated only on the first PWM interval when the TRGDIV<3:0> bits are set to '0'.

Figure 43-19: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 0, TRGSTRT = 0)









Figure 43-21: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 0, TRGSTRT = 2)


PWMxH


TRIGx = 0

TRIGx = 4808

TRIGx = 9616












Figure 43-25: PWM Trigger Signal in Relation to the PWM Output (TRGDIV = 2, TRGSTRT = 2) **PWMxH** TRIGx = 0TRIGx = 8TRIGx = 4808TRIGx = 9616 PTPER = 9616





The trigger divider allows the user-assigned application to tailor the ADC sample rates to the requirements of the control loop.

When the Dual Trigger Mode bit (DTM) in the PWM Trigger Control register (TRGCONx<DTM> = 7) is set to '1', the ADC TRIGx output is a Boolean OR of the ADC trigger pulses for the TRIGx and the STRIGx time base comparisons.

The DTM mode of operation allows the user-assigned application to take two ADC samples on the same pin within a single PWM cycle.

If ADC triggers are generated at a rate faster than the rate that the ADC can process, the operation can result in loss of some samples. However, the user-assigned application can ensure that the time it provides is enough to complete two ADC operations within a single PWM cycle.

The trigger pulse is generated regardless of the state of the Trigger Interrupt Enable bit (TRGIEN) in the PWM Control register (PWMCONx<10>). If the TRGIEN bit in the PWMCONx register is set to '1', an interrupt request is generated. The configuration of independent PWM ADC triggering is shown in Example 43-18.

Note: The secondary trigger comparison does not generate interrupts regardless of the state of the DTM bit.

Example 43-18: Independent PWM ADC Triggering

```
/* Independent PWM ADC triggering */
TRIG1 = 1248;
                                 /* Point at which the ADC module is to be
                                     triggered by primary PWM */
STRIG1 = 2496;
                                 /* Point at which the ADC module is to be
                                     triggered by secondary PWM */
TRGCON1bits.TRGDIV = 0;
                                 /* Trigger output divider set to trigger
                                     ADC on every trigger match event */
TRGCON1bits.DTM = 1;
                                 /* Primary and Secondary triggers combined
                                    to create ADC trigger */
TRGCON1bits.TRGSTRT = 4;
                                /* First ADC trigger event occurs after
                                    four trigger match events */
PW MCON1bits.TRGIEN = 1;
                               /* Trigger event generates an interrupt
                                     request */
while (PW MCON1bits.TRGSTAT = = 1);/* Wait for ADC interrupt status change */
```

- **Note 1:** The TRGSTAT bit is cleared only by clearing the TRGIEN bit. It is not cleared automatically.
 - 2: Dynamic triggering can show some advantages where multiple PWM channels are used in applications such as IPFC and multi-phase buck regulators. TRIGx values can be changed based on the PWM period, duty, load current, etc. This is to ensure that the trigger points are separated from the PWM channel's rise and fall instances.




Figure 43-27: Effect of Phase Shift on PWM Triggers

When phase shifting the PWM signal, the PWM timer value is updated to reflect the new phase value. There is a possibility of missing trigger events when changing the phase from a smaller value to a larger value. The user-assigned application must ensure that this does not affect any control loop execution.

43.8 PWM INTERRUPTS

The High-Speed PWM module can generate interrupts based on internal timing signals or external signals through the current-limit and fault inputs. The primary time base module can generate an interrupt request when a specified event occurs. Each PWM generator module provides its own interrupt request signal to the interrupt controller. The interrupt for each PWM generator is a Boolean OR of the trigger event interrupt request, the current-limit input event, or the fault input event for that module.

Besides four interrupt request signals, the interrupt controller receives an interrupt request signal from the primary time base on special events.

The four interrupt requests coming from each PWM generator are called Individual PWM Interrupts. The Interrupt Request (IRQ) for each of the individual interrupts can come from the PWM individual trigger, PWM fault logic, or PWM current-limit logic. Each PWM generator consists of the PWM interrupt flag in an IFSx register. When an interrupt request is generated by any of the above sources, the PWM interrupt flag associated with the selected PWM generator is set.

If more than one IRQ source is enabled, the interrupt source is determined using the user-assigned application by checking the TRGSTAT, FLTSTAT and CLSTAT bits in the PWMCONx register.

43.8.1 PWM Time Base Interrupts

In each PWM generator, the High-Speed PWM module can generate interrupts based on the master time base and/or the individual time base. The Special Event Comparison register (SEVTCMP) specifies timer based interrupts for the primary time base, and the TRIGX registers specify timer based interrupts for the individual time bases.

The primary time base special event interrupt is enabled through the Special Event Interrupt Enable bit (SEIEN) in the PWM Time Base Control register (PTCON<11>). In each PWM generator, the individual time base interrupts generated by the trigger logic are controlled by the Trigger Interrupt Enable bits (TRGIEN) in the PWM Control register (PWMCON<10>).

Note:

When an appropriate match condition occurs, the Special Event Trigger signal and the individual PWM trigger pulses to the ADC are always generated regardless of the setting of their respective interrupt enable bits.

43.9 PWM OPERATING MODES

This section describes the following operation modes, which are supported by the High-Speed PWM module:


- Push-Pull PWM Output Mode
- Complementary PWM Output Mode
- Redundant PWM Output Mode
- True Independent PWM Output Mode

These operating modes can be selected using the PWM I/O Pin Mode bits (PMOD<1:0>) in the PWM I/O Control register (IOCONx<11:10>).

43.9.1 Push-Pull PWM Output Mode

In Push-Pull PWM Output mode, the PWM outputs are alternately available on the PWMxH and PWMxL pins. Some typical applications of Push-Pull mode are provided in **43.16** "**Application Information**". The PWM outputs in the Push-Pull PWM mode are shown in Figure 43-28.

Figure 43-28: Push-Pull PWM Output Mode




43.9.2 Complementary PWM Output Mode

In Complementary PWM Output mode, the PWM output PWMxH, is the complement of the PWMxL output. Some typical applications of Complementary PWM Output mode are provided in **43.16** "Application Information".

The PWM outputs when the module operates in Complementary PWM Output mode are shown in Figure 43-29.

Figure 43-29: Complementary PWM Output Mode



43.9.3 Redundant PWM Output Mode

In Redundant PWM Output mode, the High-Speed PWM module has the ability to provide two copies of a single-ended PWM output signal per PWM pin pair (PWMxH, PWMxL). This mode uses the PDCx register to specify the duty cycle. In this output mode, the two PWM output pins provide the same PWM signal unless the user-assigned application specifies an override value. The Redundant PWM Output mode is illustrated in Figure 43-30.

Figure 43-30: Redundant PWM Output Mode




Table 43-3 provides the PWM register functionality for the PWM modes.

Table 43-3: Complementary, Push-Pull and Redundant PWM Output Mode Register Functionality

	Time Book Independent Time Base				
Time Base	Master Time Base		muepenuen	t Tille Dase	
Function	PWMxH	PWMxL	PWMxH	PWMxL	
PWM Period	PTPER	PTPER	PHASEx	PHASEx	
PWM Duty Cycle	MDC/PDCx	MDC/PDCx	MDC/PDCx	MDC/PDCx	
PWM Phase Shift	PHASEx	PHASEx	N/A	N/A	
ADC Trigger	SEVTCMP/TRIGx/ STRIGx ⁽¹⁾	SEVTCMP/TRIGx/ STRIGx ⁽¹⁾	TRIGx	TRIGx	

Note 1: In the master time base, the ADC can be triggered by either the SEVTCMP or TRIGx register.

43.9.4 True Independent PWM Output Mode

In True Independent PWM Output mode, the PWM outputs (PWMxH and PWMxL) can have different duty cycles and are phase shifted relative to each other. The PDCx register specifies the duty cycle for the PWMxH output. The SDCx and SPHASEx registers specify the duty cycle and phase shift for the PWMxL output. This mode can be configured by having ITB = 0 and PMOD = 3. If ITB = 1 and PMOD = 3, the two PWM outputs are operating in true independent time period, and duty cycle. This mode of operation is referred to as True Independent mode. The output of the PHASEx and PDCx registers and ITB = 1 control the PWM period and duty cycle of the PWMxH output. The Independent PWM Output mode is illustrated in Figure 43-31. The PWM Output Pin mode selection is shown in Example 43-19.

Note: In True Independent mode, the PWM signals may not be phase related to each other.




Figure 43-31: True Independent PWM Output Mode

Example 43-19: PWM Output Pin Mode Selection

```
/* Select PWM I/O pin Mode - Choose one of the following output modes */
IOCON1bits.PMOD = 0; /* For Complementary Output mode */
IOCON1bits.PMOD = 1; /* For Redundant Output mode */
IOCON1bits.PMOD = 2; /* For Push-Pull Output mode */
IOCON1bits.PMOD = 3; /* For True Independent Output mode */
```

Table 43-4 provides the PWM register functionality for the Independent Output mode.

Table 43-4: **Independent Output Mode Register Functionality**

Time Base	Master Time Base		se Master Time Base Independent Time Base		t Time Base
Function	PWMxH PWMxL		PWMxH	PWMxL	
PWM Period	PTPER	PTPER	PHASEx	SPHASEx ⁽²⁾	
PWM Duty Cycle	MDC/PDCx	MDC/SDCx	MDC/PDCx	MDC/SDCx	
PWM Phase Shift	PHASEx	SPHASEx	N/A	N/A	

Note 1: In the master time base, the ADC can be triggered by either the SEVTCMP or TRIGx register.

2: The SPHASEx register is used only in Independent Output mode.

Time Base	Master Time Base		Independen	t Time Base
Function	PWMxH PWMxL		PWMxH	PWMxL
ADC Trigger	SEVTCMP/TRIGx/ STRIGx ⁽¹⁾	SEVTCMP/TRIGx/ STRIGx ⁽¹⁾	TRIGx	STRIGx

Note 1: In the master time base, the ADC can be triggered by either the SEVTCMP or TRIGx register.

2: The SPHASEx register is used only in Independent Output mode.

Table 43-5 provides the PMOD bit selection for the different topologies and configuration.

Table 43-5: PMOD Bit Selection for Different Topologies and Configuration

Item	Topology ⁽¹⁾	Configuration	PMOD Bit Setting
1	Flyback Converter	True Independent Output mode/Redundant Output mode	11/01
2	Boost/PFC Converter	True Independent Output mode/Redundant Output mode	11/01
3	Interleaved PFC Converter	True Independent Output mode with Master Time Base	11
4	Forward Converter	True Independent Output mode/Redundant Output mode	11/01
5	Double Ended Forward Converter	True Independent Output mode/Redundant Output mode	11/01
6	Active Clamp Forward Converter	Complementary PWM Output mode	00
7	LLC Half-Bridge Series Converter	Complementary PWM Output mode	00
8	Half-Bridge Converter	Push-Pull PWM Output mode	10
9	Push-Pull Converter	Push-Pull PWM Output mode	10
10	Full-Bridge Converter	Push-Pull PWM Output mode	10
11	Phase Shifted Full-Bridge Converter	Complementary PWM Output mode	0.0
12	Single-Phase Synchronous Buck Regulator	Complementary PWM Output mode	00
13	Multi-Phase Synchronous Buck Regulator	Complementary PWM Output Mode with Master Time Base and Phase Staggering between each Buck converter PWM gate drives	00

Note 1: The listed topologies can be configured both in the voltage and in the current (i.e., Average and Peak Current) mode control.

43.10 PWM FAULT PINS

The key functions of the PWM fault input pins are as follows:

- Each PWM generator can select its own fault input source from a selection of up to eight fault and current-limit pins.
- Each PWM generator has control bits (FLTSRC<4:0>) in the Fault Current-Limit Control registers (FCLCONx<7:3>). These bits specify the source for its fault input signal.
- Each PWM generator has the Fault Interrupt Enable bit (FLTIEN) in the PWM Control register (PWMCONx<12>). This bit enables the generation of fault interrupt requests.
- Each PWM generator has an associated Fault Polarity bit (FLTPOL) in the PWM Fault Current-Limit Control register (FCLCONx<2>). This bit selects the active state of the selected fault input.
- Upon occurrence of a Fault condition, the PWMxH and PWMxL outputs can be forced to one of the following states:
 - If Independent Fault Mode bit (IFLTMOD) is enabled, the FLTDAT<1:0> (High/Low) bits in the PWM I/O Control register (IOCONx<5:4>) provides data values to be assigned to the PWMxH and PWMxL outputs.
 - In the Fault mode, the FLTDAT<1:0> (High/Low) bits provide the data values to be assigned to the PWMxH and PWMxL outputs.

The following list describes major functions of the fault input pin:

- A fault can override the PWM outputs. The Fault Override Data bits (FLTDAT<1:0>) in the IOCONx register can have a value of either '0' or '1'. If FLTDAT is set to '0', it is processed asynchronously to enable the immediate shutdown of the associated power transistors in the application circuit. If FLTDAT is set to '1', it is processed by the dead time logic and then applied to the PWM outputs.
- The fault signals can generate interrupts. The FLTIEN bit in the PWMCONx register
 controls the fault interrupt signal generation. The user-assigned application can specify
 interrupt signal generation even if the FLTMOD bits disable the fault override function. This
 allows the fault input signal to be used as a general purpose external interrupt request
 signal.
- The fault input signal that can be used as a trigger signal to the ADC, which initiates an ADC conversion process. The ADC trigger signals are always active regardless of the state of the High-Speed PWM module, the FLTMOD bits, or the FLTIEN bit.

The FLTx pins are normally active-high. The FLTPOL bit in the FCLCONx registers, when set to '1', inverts the selected fault input signal; therefore, these pins are set as active-low.

The fault pins are also readable through the port I/O logic when the High-Speed PWM module is enabled. This allows the user-assigned application to poll the state of the fault pins in software.

Figure 43-32: PWM Fault Control Module Block Diagram PWMxH, PWMxL Signals PWM Generator PWMxH, PWMxL Number FLTDAT<1:0> ➤ FLTSTAT Latch **PMTMR** Clear FLT1 00000 Fault FLT2 00001 Mode Selection FLT3 00010 Logic FLT4 00011 00100 FLT5 FLTMOD<1:0> FLT6 00101 FLT7 00110 00111 FLT8

FLTSRC<4:0>

43.10.1 PWM Fault Generated by the Analog Comparator

To use the comparator output as one of the fault sources, remap the comparator output to a general I/O pin and remap one of the external faults as an input to the same pin. Remapping can be to a general I/O (GPIO) or to a virtual pin.

Virtual pins are identical in functionality to all other RPx pins, with the exception of pinouts. The four virtual pins are internal to the devices and are not connected to a physical device pin. The comparator output remap to the virtual pin is illustrated in Figure 43-33.

For example, the output of the Analog Comparator and the PWM fault input can be configured for RP32. This configuration allows the Analog Comparator to trigger PWM faults without the use of actual physical pin on the device. Refer to the specific device data sheet for more information on virtual pins.

Example 43-20 shows the configuration of the Analog Comparator 1 as one of the fault sources to the PWM that is connected to the fault input pin 1. The following output and input functions are used:

Output Function: Analog Comparator 1

• Input Function: PWM Fault Pin 1

Example 43-20: Configuring Analog Comparator as a Fault Source to the PWM

```
/* Unlock Registers */
builtin write OSCCONL(OSCCON & ~(1<<6));
/* Configure Comparator Output Function */
/***********
/* Assign ACMP1 To Pin RP32 */
/**********
RPOR16bits.RP32R = 0b100111;
/***********************
/* Configure Fault Input Function */
/********************
/* Assign Fault1 To Pin RP32 */
/**********
RPINR29bits.FLT1R=32;
/* Lock Registers */
builtin write OSCCONL(OSCCON | (1<<6));
```

Note: The comparator output can be remapped to a general I/O pin.

Analog Comparator Module

CMP1x Virtual Pin

Analog Comparator Module

Virtual Pin

FLTSRC<4:0>

Figure 43-33: Comparator Output Remap to the Virtual Pin

Note: In RPx, if x = 32, 33, 34 or 35, the comparator output is remapped to a virtual pin, which is unavailable to the user.

43.10.2 Fault Interrupts

The FLTIENx bits in the PWMCONx registers determine whether an interrupt will be generated when the FLTx input is asserted high. The FLTDAT<1:0> (High/Low) bits supply the data values to be assigned to the PWMxH and PWMxL pins in case of a fault.

The PWM Fault states are available on the Fault Interrupt Status bit (FLTSTAT) in the PWM Control registers (PWMCONx<15>). The FLTSTAT bit displays the fault IRQ latch. If fault interrupts are not enabled, the FLTSTAT bit displays the status of the selected FLTx input in positive logic format. When the fault input pins are not used in association with a PWM generator, these pins can be used as general purpose I/O or interrupt input pins.

In addition to its operation as the PWM logic, the fault pin logic can also operate as an external interrupt pin. If the faults are not allowed to affect the PWM generators in the FCLCONx register, the fault pin can be used as a general purpose interrupt pin.

43.10.2.1 FAULT INPUT PIN MODES

The fault input pin consists of the following modes of operation:

- Latched mode: In Latched mode, the PWM outputs follow the states defined in the FLTDAT bits in the IOCONx registers when the fault pin is asserted. The PWM outputs remain in this state until the fault pin is deasserted and the corresponding interrupt flag is cleared in software. When both these actions occur, the PWM outputs return to normal operation at the beginning of the next PWM cycle boundary. If the Fault Interrupt Status bit (FLTSTAT) in the PWM Control registers (PWMCONx<15>) is cleared before the Fault condition ends, the High-Speed PWM module waits until the fault pin is no longer asserted. Software can clear the FLTSTAT bit by writing '0' to the Fault Interrupt Status Enable bit, FLTIEN (PWMCONx<12>).
- Cycle-by-Cycle mode: In Cycle-by-Cycle mode, the PWM outputs remain in the
 deasserted PWM state as long as the fault input pin remains asserted. In Complementary
 PWM Output mode, PWMxH is low (deasserted) and PWMxL is high (asserted). After the
 fault pin is driven high, the PWM outputs return to normal operation at the beginning of the
 following PWM cycle.

The operating mode for each fault input pin is selected using the Fault Mode (FLTMOD) control bits in the PWM Fault Current-Limit Control register (FCLCONx<1:0>).

43.10.3 Fault Entry

With respect to the device clock signals, the PWM pins always provide asynchronous response to the fault input pins. Therefore, if '0' is deasserted, FLTDAT bit will immediately deassert the associated PWM output, and if the specified FLTDAT bits are asserted (set to '1'), the FLTDAT bits are processed by the dead time logic prior to being output as a PWM signal.

Refer to **43.12.4** "Fault/Current-Limit Override and Dead Time Logic" for more information on data sensitivity and behavior in response to the current-limit or Fault events.

43.10.4 Fault Exit

After a Fault condition has ended, the PWM signals must be restored at a PWM cycle boundary to ensure proper synchronization of PWM signal edges and manual signal overrides.

If Cycle-by-Cycle Fault mode is selected, the fault is automatically reset on every PWM cycle. No additional coding is needed to exit the Fault condition.

For the Latched Fault mode, the following sequence must be followed to exit the Fault condition:

- 1. Poll the PWM Fault source to determine, if the fault signal has been deasserted.
- If the PWM Fault interrupt is not enabled, skip the following sub-steps and proceed to step 3. If the PWM Fault interrupt is enabled, perform the following sub-steps, and then proceed to step 4.
 - a) Complete the PWM fault Interrupt Service Routine.
 - b) Disable the PWM fault interrupt by clearing the FLTIEN<12> = 0 in the PWMCONx register. Enable the PWM fault interrupt by setting the FLTIEN<12> = 1 in the FCLCONx register.
 - c) Disable the PWM fault by setting FLTMOD<1:0> = 0b11 in the FCLCONx register.
- 3. Disable PWM faults by setting FLTMOD<1:0> = 0b11 in the FCLCONx register.
- 4. Enable the latched PWM Fault mode by setting FLTMOD<1:0> = 0b00 in the FCLCONx register.

43.10.5 Fault Exit with PMTMR Disabled

There is a special case for exiting a Fault condition when the PWM time base is disabled (PTEN = 0). When a fault input is programmed for Cycle-by-Cycle mode, the PWM outputs are immediately restored to normal operation when the fault input pin is deasserted. The PWM outputs should return to their default programmed values. When a fault input is programmed for Latched mode, the PWM outputs are restored immediately when the fault input pin is deasserted and the FLTSTAT bit is cleared in software.

43.10.6 Fault Pin Software Control

The fault pin can be controlled manually in software. Since the fault input is shared with a GPIO port pin, this pin can be configured as an output by clearing the corresponding TRIS bit. When the port bit for the pin is set, the fault input will be activated.

43.10.7 PWM Current-Limit Pins

The key functions of the PWM current-limit pins are as follows:

- Each PWM generator can select its own current-limit input source up to eight fault and current-limit pins. To configure the analog comparator as one of the current-limit sources, refer to 43.10.1 "PWM Fault Generated by the Analog Comparator".
- Each PWM generator has (CLSRC<4:0>) control bits in the Fault Current-Limit Control registers (FCLCONx<14:10>). These bits specify the source for its fault input signal.
- Each PWM generator has a corresponding Current-Limit Interrupt Enable bit (CLIEN) in the PWM Control register (PWMCONx<11>). This bit enables the generation of current-limit interrupt requests.
- Each PWM generator has an associated Current-Limit Polarity bit (CLPOL) in the PWM Fault Current-Limit Control register (FCLCONx<9>).
- Upon occurrence of current-limit condition, outputs of the PWMxH and PWMxL generator change to one of the following states:

- In Independent Fault mode of the IFLTMOD bit, the CLDAT<1:0> bits are not used for override functions.
- In the Current-Limit Mode Enable bit (CLMOD), the current-limit function is enabled.
 The CLDAT<1:0> (High/Low) bits supply the data values to be assigned to the PWMxH and PWMxL outputs.

The major functions of the current-limit pin are as follows:

- A current-limit can override the PWM outputs. The Current-Limit Override Data
 bits (CLDAT<1:0>) in the PWM I/O Control register (IOCONx<3:2>) can have a value of
 either '0' or '1'. If CLDAT is set to '0', it is processed asynchronously to enable immediate
 shutdown of the associated power transistors in the application circuit. If CLDAT is set
 to '1', it is processed by the dead time logic and then applied to the PWM outputs.
- The current-limit signals can generate interrupts. The Current-Limit Interrupt Enable bit (CLIEN) in the PWM Control registers (PWMCONx<11>) controls the current-limit interrupt signal generation. The user-assigned application can specify interrupt generation even if the Current-Limit Mode Enable bit (CLMOD) in the PWM Fault Current-Limit Control register (FCLCONx<8>) disables the current-limit override function. This allows the current-limit input signal to be used as a general purpose external interrupt request signal.
- The current-limit input signal that can be used as a trigger signal to the ADC, which initiates
 an ADC conversion process. The ADC trigger signals are always active regardless of the
 state of the High-Speed PWM module, the FLTMOD bits, or the FLTIEN bit.

43.10.7.1 CONFIGURATION OF CURRENT RESET MODE

A current-limit signal resets the time base for the affected PWM generator with the following configuration:

- The Current-Limit Mode Enable bit (CLMOD) for the PWM generator is '0'.
- The External PWM Reset Control bit (XPRES) in the PWMCONx register is '1'.
- The PWM generator is in the Independent Time Base mode (ITB = 1).

The configuration of Current Reset mode is shown in Example 43-21. Refer to **43.16.5** "Current Reset PWM" for more details.

Example 43-21: Configuration of Current Reset Mode

```
/* Configuration of Current Reset mode */
FCLCONxbits.CLMOD = 0 ; /* Current-limit mode is disabled */
PWMCONxbits.XPRES = 1 ; /* External PWM Reset mode is enabled */
PWMCONxbits.ITB = 1 ; /* Independent Time Base mode is enabled */
```

The PWM current-limit circuit logic diagram is illustrated in Figure 43-34. The selection of input and output sources for remappable pins is shown in Table 43-6 and Table 43-7.

2 PWMxH, PWMxL Signals **PWM** –X PWMxH, PWMxL Generator # CLDAT<1:0> **PMTMR** FLT1 🔀-00000 Cycle-by-Cycle FLT2 00001 Mode FLT3 🔀-00010 FLT4 00011 FLT5 00100 CLMOD<1:0> 00101 FLT6 FLT7 X 00110 FLT8 🖂 00111 CLSRC<4:0>

Figure 43-34: PWM Current-Limit Control Circuit Logic Diagram

Table 43-6: **Selectable Input Sources (Maps Input to Function)**

Input Name	Function Name	Register	Configuration Bits
PWM Fault Input 1	FLT1	RPINR29	FLT1R<5:0>
PWM Fault Input 2	FLT2	RPINR30	FLT2R<5:0>
PWM Fault Input 3	FLT3	RPINR30	FLT3R<5:0>
PWM Fault Input 4	FLT4	RPINR31	FLT4R<5:0>
PWM Fault Input 5	FLT5	RPINR31	FLT5R<5:0>
PWM Fault Input 6	FLT6	RPINR32	FLT6R<5:0>
PWM Fault Input 7	FLT7	RPINR32	FLT7R<5:0>
PWM Fault Input 8	FLT8	RPINR33	FLT8R<5:0>

Output Selection for Remappable Pin (RPn) Table 43-7:

	•	
Function	RPORn<5:0>	Output Name
ACMP1	100111	RPn tied to Analog Comparator Output 1
ACMP2	101000	RPn tied to Analog Comparator Output 2
ACMP3	101001	RPn tied to Analog Comparator Output 3
ACMP4	101010	RPn tied to Analog Comparator Output 4

43.10.7.2 CONFIGURING ANALOG COMPARATOR IN CYCLE-BY-CYCLE MODE

The built-in High-Speed Analog Comparator can be configured to set the Cycle-by-Cycle mode. The typical configuration of Analog Comparator in Cycle-by-Cycle mode is illustrated in Figure 43-35.

Targeted Voltage

 V_{Boost} VIN+ S Is VIN -Slope Compensation Source ADC High-Speed PWM Fault DAC CMREF Control Virtual I/O MUX AVDD/2 INTREF EXTREF dsPIC33FJX6GSXXX

Digital Peak Current Mode Boost Converter

The analog comparator provides high-speed operation with a typical delay of 20 ns. The positive input of the comparator is connected to an analog multiplexer (INSEL<1:0>) in the CMPCONx register. The positive input of the comparator measures the current signal (voltage signal).

The negative input of the comparator is always connected to the DAC circuit. Refer to Figure 45-1 in Section 45. "High-Speed Analog Comparator" (DS70296) for more details.

The typical DAC settling time is 650 ns. The DAC settling time is measured when Range = 1 (high range) and CMREF<9:0> transitions from 0x1FF to 0x300. Each analog comparator has a dedicated 10-bit DAC that is used to program the comparator threshold voltage.

The DAC range can be selected using 'RANGE' in the CMPCONx register. dsPIC33FJ06GS101/X02, and dsPIC33FJ16GSX02/X04 devices support four virtual RPn pins (RP32, RP33, RP34 and RP35) that are identical in functionality to all other RPn pins, with the exception of pinouts. Refer to Section 10.0 "I/O Ports" in "dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Data Sheet' (DS70318) for more details.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP32 and the PWM Fault Source can also be configured for RP32. The virtual pin configuration is shown in Example 43-22.

Example 43-22: Virtual Pin Configuration

```
RPINR29bits.FLT1R = 0b100000; /* Fault Source(FLT1) connected to RP32 */
RPOR16bits.RP32R = 0b100111; /* Output of the analog computer 1 connected to
                              RP32 */
```

43.10.8 Current-Limit Interrupts

The state of the PWM current-limit conditions is available on the Current-Limit Interrupt Status bits (CLSTAT) in the PWM Control registers (PWMCONx<14>). The CLSTAT bits display the current-limit IRQ flag if the CLIEN bit is set. If current-limit interrupts are not enabled, the CLSTAT bits display the status of the selected current-limit inputs in positive logic format. When the current-limit input pin associated with a PWM generator is not used, these pins can be used as general purpose I/O or interrupt input pins.

The current-limit pins are normally active-high. If set to '1', the CLPOL bit in the FCLCONx registers invert the selected current-limit input signal and drives the signal into active-low state.

The interrupts generated by the selected current-limit signals are combined to create a single interrupt request signal. This signal is sent to the interrupt controller, which has its own interrupt vector, interrupt flag bit, interrupt enable bit and interrupt priority bits associated with it.

The fault pins are also readable through the port I/O logic when the High-Speed PWM module is enabled. This capability allows the user-assigned application to poll the state of the fault pins in software.

43.10.9 Simultaneous PWM Faults and Current-Limits

The current-limit override function, if enabled and active, forces the PWMxH and PWMxL pins to read the values specified by the CLDAT bits in the PWM I/O Control registers (IOCONx<3:2>), unless the Fault function is enabled and active. If the selected fault input is active, the PWMxH and PWMxL outputs read the values specified by the FLTDAT bits in the PWM I/O Control registers (IOCONx<5:4>).

43.10.10 PWM Fault and Current-Limit Trigger Outputs to ADC

The Current-Limit and Fault Source Selection bits (CLSRC<4:0> and FLTSRC<4:0>) in the PWM Fault Current-Limit Control registers (FCLCONx<14:10> and FCLCONx<7:3>) control the fault selection to each PWM generator module. The control multiplexers select the desired fault and current-limit signals for their respective modules. The selected fault and current-limit signals which are also available to the ADC module as trigger signals, initiate ADC sampling and conversion operations. The configuration of PWM fault, current-limit and leading-edge blanking is shown in Example 43-23.

Example 43-23: PWM Fault, Current-Limit and Leading-Edge Blanking Configuration

```
/* PWM Fault, Current-Limit, and Leading-Edge Blanking Configuration */
 /* FCLCON1bits.IFLTMOD = 0; */
                                                                                /\star CLDAT bits control PWMxH and FLTDAT bits control PWMxL \star/
 /* FCLCON1bits.CLSRC = 0; */
                                                                                /* Fault 1 is selected as source for the Current Limit
                                                                                     Control signal */
 /* FCLCON1bits.FLTSRC = 3; */
                                                                                /* Fault 4 is selected as source for the Fault Control Signal
                                                                                     source */
                                                                               /* Current-limit source is active-low */
 /* FCLCON1bits.CLPOL = 1; */
 /* FCLCON1bits.FLTPOL = 1; */ /* Fault Input source is active-low */
                                                                               /* Enable current-limit function */
 /* FCLCON1bits.CLMOD = 1; */
 /* FCLCON1bits.FLTMOD = 1; */
                                                                               /* Enable Cycle-by-Cycle Fault mode */
 FCLCON1 = 0 \times 031D
 IOCON1bits.FLTDAT = 0;
                                                                                /* PWMxH and PWMxL are driven inactive on occurrence of
                                                                                      fault */
 IOCON1bits.CLDAT = 0;
                                                                                 /* PWMxH and PWMxL are driven inactive on occurrence of
                                                                                     current-limit */
/* LEBCON1bits.PHR = 1; */ /* Rising edge of PWMxH will trigger LEB counter */
/* LEBCON1bits.PHF = 0; */ /* Falling edge of PWMxH is ignored by LEB counter */
/* LEBCON1bits.PLF = 1; */ /* Rising edge of PWMxL will trigger LEB counter */
/* LEBCON1bits.PLF = 0; */ /* Falling edge of PWMxL is ignored by LEB counter */
/* LEBCON1bits.FLTLEBEN = 1; */ /* Enable fault LEB for selected source */
/* TROUBLE OF TRUE 
 /* LEBCON1bits.CLLEBEN = 1; */ /* Enable current-limit LEB for selected source */
 /* LEBCON1bits.LEB = 8; */
                                                                               /* Blanking period of 8.32 ns */
 LEBCON1 = 0 \times 1035
 PW MCON1bits.XPRES = 0;
                                                                                /* External pins do not affect PWM time base reset */
PW MCONIDIES. FLTIEN = 1;
                                                                               /* Enable fault interrupt */
PW MCON1bits.CLIEN = 1;
                                                                               /* Enable current-limit interrupt */
 while (PW MCON1bits.FLTSTAT == 1); /* Wait when fault interrupt is pending */
 while (PWMCON1bits.CLSTAT == 1); /* Wait when current-limit interrupt is pending */
```

43.11 SPECIAL FEATURES

The following special features are available in the High-Speed PWM module:

- · Leading-Edge Blanking (LEB)
- Individual time base capture
- · PWM pin swapping
- PWM output pin control and override
- · PWM immediate update

43.11.1 Leading-Edge Blanking (LEB)

Each PWM generator supports LEB of the current-limit and fault inputs through the LEB (LEBCONx<9:3>) bits and the PHR (LEBCONx<15>), PHF (LEBCONx<14>), PLR (LEBCONx<13>), PLF (LEBCONx<12>, FLTLEBEN (LEBCONx<11>) and CLLEBEN (LEBCONx<10>) bits in the Leading-Edge Blanking Control registers. The purpose of LEB is to mask the transients that occur on the application printed circuit board when the power transistors are turned ON and OFF.

The LEB bits are edge-sensitive. The LEB bits support the blanking (ignoring) of the current-limit and fault inputs for a period of 0 ns to 1023 ns in 8.32 ns increments following any specified rising or falling edge of the PWMxH and PWMxL signals.

Equation 43-8: Leading-Edge Blanking Calculation

LEB Duration @ Maximum Clock Rate = (LEBCONx<LEB>) * 8.32 ns

In High-Speed Switching applications, switches (such as MOSFETs/IGBTs) typically generate very large transients. These transients can cause problematic measurement errors. The LEB function enables the user-assigned application to ignore the expected transients caused by the MOSFETs/IGBTs switching that occurs near the edges of the PWM output signals.

The PHR, PHF, PLR and PLF bits select the edge type of the PWMxH and PWMxL signals, which starts the blanking timer. If a new selected edge triggers the LEB timer while the timer is still active from a previously selected PWM edge, the timer reinitializes and continues counting.

The FLTLEBEN and CLLEBEN bits enable the application of the blanking period to the selected fault and current-limit inputs. Figure 43-36 illustrates how an application ignores the fault signal in the specified blanking period.




Figure 43-36: Leading-Edge Blanking

43.11.2 Individual Time Base Capture

Each PWM generator has a PWMCAPx register that automatically captures the independent time base counter value when the rising edge of the current-limit signal is detected. This feature is active only after the application of the LEB function. The user-assigned application should read the register before the next PWM cycle causes the capture register to be updated again.

The Capture register is used in current-limit PWM control applications that use the analog comparators or external circuitry to terminate the PWM duty cycle or period. By reading the independent time base value at the current threshold, the user-assigned application can calculate the slope of the current rise in the inductor. The secondary independent time base does not have an associated Capture register.

43.11.3 PWM Pin Swapping

The SWAP bit in the IOCONx register, if set to '1', enables the user-assigned application to connect the PWMxH signal to the PWMxL pin and the PWMxL signal to the PWMxH pin. If the SWAP bit is set to '0', the PWM signals are connected to their respective pins.

To perform the swapping function on the PWM cycle boundaries, the OSYNC bit (IOCONx<0>) must be set. If the user-assigned application changes the state of the SWAP bit (IOCONx<1>) when the module is operating and the OSYNC bit is clear, the SWAP function attempts to execute in the middle of a PWM cycle and the operation yields unpredictable results.

The SWAP function must be executed prior to the application of dead time. Dead time processing is required since execution of switch function can enable the transistors in the user-assigned application that are previously in disable state, possibly causing current shoot-through.

The SWAP feature is useful for the applications that support multiple switching topologies with a single application circuit board. It also enables the user-assigned application to change the transistor modulation scheme in response to changing conditions.

The SWAP function can be implemented by using either of the following methods:

- Dynamic Swapping: In the dynamic swapping, the state of the SWAP bit can be changed dynamically based on the system response (e.g., SMPS Power Control).
- Static Swapping: In static swapping, the SWAP bit is set during the start-up configuration and remains unchanged during the program execution or on-the-fly (e.g., Motor Control).

43.11.3.1 EXAMPLE 1: PIN SWAPPING WITH SMPS POWER CONTROL


The SMPS Power Control example describes dynamic swapping. In power conversion applications, the transistor modulation technique can be changed between the full-bridge Zero Voltage Transition (ZVT) and standard full-bridge "on-the-fly" transition to meet different load and efficiency requirements. The generic full-bridge converter as shown in Figure 43-37, can operate in Push-Pull mode. The transistors are configured as follows:

- Q1 = Q4
- Q2 = Q3

The generic full-bridge converter can also operate in ZVT mode. The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2H
- Q4 = PWM2L

Figure 43-37: SMPS Power Control



43.11.3.2 EXAMPLE 2: PIN SWAPPING WITH MOTOR CONTROL


The Motor Control example describes static swapping. Consider a generic motor control system, that is capable of driving two different types of motors, such as DC motors and three-phase AC induction motors.

Brushed DC motors typically use a full-bridge transistor configuration, as shown in Figure 43-38. The Q1 and Q4 transistors are driven with similar waveforms, while the Q2 and Q3 transistors are driven with the complementary waveforms. This is also known as "driving the diagonals". Note that the Q5 and Q6 transistors are not used in a brushed DC motor.

The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2L
- Q4 = PWM2H

Figure 43-38: Motor Control



When compared to the DC motor, an AC induction motor uses all the transistors in the full-bridge configuration. However, the significant difference is that the transistors are now driven as three half-bridges where the upper transistors are driven by the PWMxH outputs and the lower transistors are driven by PWMxL outputs.

The transistors are configured as follows:

- Q1 = PWM1H
- Q2 = PWM1L
- Q3 = PWM2H (note the difference with DC motors)
- Q4 = PWM2L (note the difference with DC motors)
- Q5 = PWM3H
- Q6 = PWM3L

Example 43-24 shows the PWM pin swapping.

Example 43-24: PWM Pin Swapping

```
/* PWM Pin Swapping feature */
IOCON1bits.SWAP = 1;
/* PWMxH output signal is connected to the PWMxL pin and vice versa */
```

43.12 PWM OUTPUT PIN CONTROL

If the High-Speed PWM module is enabled, the priority of PWMxH/PWMxL pin ownership from lowest to highest priority is as follows:

- PWM generator (lowest priority)
- Swap function
- PWM output override logic
- · Current-limit override logic
- · Fault override logic
- PENx (GPIO/PWM) ownership (highest priority)

If the High-Speed PWM module is disabled, the GPIO module controls the PWMx pins.

Example 43-25: PWM Output Pin Assignment

```
/* PWM Output pin control assigned to PWM generator */
IOCON1bits.PENH = 1;
IOCON1bits.PENL = 1;
```

Example 43-26: PWM Output Pins State Selection

```
/* High and Low switches set to active-high state */
IOCON1bits.POLH = 0;
IOCON1bits.POLL = 0;
```

Example 43-27: Enabling the High-Speed PWM Module

```
/* Enable High-Speed PWM module */
PTCONbits.PTEN = 1;
```

43.12.1 PWM Output Override Logic

The PWM output override feature is used to drive the individual PWM outputs to a desired state based on system requirements. The output can be driven to both the active state as well as the inactive state. The High-Speed PWM module override feature has the priority as assigned in the list above. All control bits associated with the PWM output override function are contained in the IOCONx register. If the PENH bits (IOCONx<15>) and PENL bits (IOCONx<14>) are set, the High-Speed PWM module controls the PWMx output pins. The PWM Output Override bits allow the user-assigned application to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units.

The OVRDAT<1:0> bits in the PWM I/O Control registers (IOCONx<7:6>) determine the state of the PWM I/O pins when a particular output is overridden by the OVRENH (IOCONx<9>) and OVRENL bits (IOCONx<8>).

The OVRENH and OVRENL bits are active-high control bits. When these bits are set, the corresponding OVRDAT bit overrides the PWM output from the PWM generator.

When the PWM is in Complementary PWM Output mode, the dead time generator is still active with overrides. The output overrides and fault overrides generate control signals used by the dead time unit to set the outputs as requested. Dead time insertion can be performed when the PWM channels are overridden manually.

43.12.2 Override Priority

When the PENH and PENL bits are set, the following priorities apply to the PWM output:

- If a fault is active, the Fault Override Data bits (FLTDAT<1:0>) override all other potential sources and set the PWM outputs.
- 2. If a fault is not active, but a current-limit event is active, the CLDAT<1:0> (IOCONx<3:2>) bits are selected as the source to set the PWM outputs.
- 3. If neither a fault nor a current-limit event is active, and a user Override Enable bit is set to OVRENH and OVRENL, the associated OVRDAT<1:0> (IOCONx<7:6>) register bits set the PWM output.
- 4. If no override conditions are active, the PWM signals generated by the time base and duty cycle comparator logic are the sources that set the PWM outputs.

43.12.3 Override Synchronization

If the OSYNC bit in the PWM I/O Control register (IOCONx<0>) is set, the output overrides performed by the OVRENH (IOCONx<9>), OVRENL (IOCONx<8>) and OVRDAT<1:0> (IOCONx<7:6>) bits are synchronized to the PWM time base. Synchronous output overrides occur when the time base is zero. If PTEN = 0, meaning the PWM timer is not running, writes to IOCONx take effect on the next Tcy boundary.

43.12.4 Fault/Current-Limit Override and Dead Time Logic

In the event of a Fault and Current-Limit condition, the data in the FLTDAT<1:0> bits (IOCONx<5:4>) or CLDAT<1:0> bits (IOCONx<3:2>) determine the state of the PWM I/O pins.

If any of the FLTDAT<1:0> bits (IOCONx<5:4>) or CLDAT<1:0> bits (IOCONx<3:2>) are '0', the PWMxH and/or PWMxL outputs are driven inactive immediately, bypassing the dead time logic. This behavior turns off the PWM outputs immediately without any additional delays. This can aid many power conversion applications that require a fast response to fault shutdown signals to limit circuitry damage and control system accuracy.

If any of the FLTDAT<1:0> bits (IOCONx<5:4>) or CLDAT<1:0> bits (IOCONx<3:2>) are '1', the PWMxH and/or PWMxL outputs are driven active immediately passing through the dead time logic and, therefore, are delayed by the specified dead time value. In this case, dead time is inserted even if a Fault or Current-Limit condition occurs.

43.12.5 Asserting Outputs Via Current-Limit

In response to a Current-Limit event, the CLDAT bits (IOCONx<3:2>) can be used to assert the PWMxH and PWMxL outputs. Such behavior can be used as a current force feature in response to an external current or voltage measurement that indicates a sudden sharp increase in the load on the power-converter output. Forcing the PWM to an ON state can be considered a feed-forward action that allows quick system response to unexpected load increases without waiting for the digital control loop to respond.

Note:

In Complementary PWM Output mode, the dead time generator remains active under override condition. The output overrides and fault overrides generate control signals used by the dead time unit to set the outputs as requested, including dead time. Dead time insertion can be performed when the PWM channels are overridden manually.

43.12.6 PENx (GPIO/PWM) Ownership

Most of the PWM output pins are normally multiplexed with other GPIO pins. When the Debugger halts the device, the PWM pins will take the GPIO characteristics that is multiplexed on that pin. For example, if the PWM1L and PWM1H pins are multiplexed with RE0 and RE1, the configuration of GPIO pins will decide the PWM output status when halted by the Debugger.

Example 43-28: Code Example

```
/* PWM output will be pulled to low when the device is halted by the
debugger */
TRISE = 0x0000; RE0 and RE1 configured for an output
LATE = 0x0000; RE0 and RE1 configured as Low output
/* PWM output will be pulled to high when the device is halted by the
debugger */
TRISE = 0x0000; RE0 and RE1 configured for an output
LATE = 0x0003; RE0 and RE1 configured as high output
/* PWM output will be in tristate when the device is halted by the debugger */
TRISE = 0x0003; RE0 and RE1 configured for an input
```

43.13 IMMEDIATE UPDATE OF PWM DUTY CYCLE


The high performance PWM control-loop application requires a maximum duty cycle update rate. Setting the Immediate Update Enable bit (IUE) in the PWM Control registers (PWMCONx<0>) enables this feature. In a closed-loop control application, any delay between the sensing of a system state and the subsequent output of PWM control signals that drive the application reduces the loop stability. Setting the IUE bit minimizes the delay between writing the duty cycle registers and the response of the PWM generators to that change.

The IUE bit enables the user-assigned application to update the duty cycle values immediately after writing to the duty cycle registers, than waiting until the end of the time base period. If the IUE bit is set, an immediate update of the duty cycle is enabled. If the bit is cleared, immediate update of the duty cycle is disabled. The following three cases are possible when immediate update is enabled:

- Case 1: If the PWM output is active at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM pulse width is lengthened.
- Case 2: If the PWM output is active at the time the new duty cycle value is written and the new duty cycle is less than the current time base value, the PWM pulse width is shortened.
- Case 3: If the PWM output is inactive when the new duty cycle value is written and the new duty cycle is greater than the current time base value, the PWM output becomes active immediately and remains active for the newly written duty cycle value.

The duty cycle update times when immediate updates are enabled (IUE = 1) is shown in Figure 43-39. The configuration of immediate update selection is shown in Example 43-29.

Figure 43-39: Duty Cycle Update Times When Immediate Updates are Enabled (IUE = 1)



Example 43-29: Immediate Update Selection

```
/* Enable Immediate update of PWM */
PTCONbits.EIPU = 1;
/* Update Active period register immediately */
PWMCON1bits.IUE = 1;
/* Update active duty cycle, phase offset, and independent time period immediately */
```

43.14 POWER-SAVING MODES

This section discusses the operation of the High-Speed PWM module in Sleep mode and Idle mode.

43.14.1 High-Speed PWM Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. Since the clock for the PWM time base is derived from the system clock source (TcY), that clock is also disabled and all enabled PWM output pins that are in effect prior to entering Sleep mode are frozen in the output states. If the High-Speed PWM module is used to control load in a power application, the High-Speed PWM module outputs must be placed into a safe state before executing the PWRSAV instruction. Depending on the application, the load can begin to consume excessive current when the PWM outputs are frozen in a particular output state. In such a case, the override functionality can be used to drive the PWM output pins into the inactive state.

If the fault inputs are configured for the High-Speed PWM module, the fault input pins continue to function normally when the device is in Sleep mode. If one of the fault pins is driven low while the device is in Sleep mode, the PWM outputs are driven to the programmed fault states. The fault input pins can also wake the CPU from Sleep mode. If the fault pin interrupt priority is greater than the current CPU priority, program execution starts at the fault pin interrupt vector location upon wake-up. Otherwise, execution continues from the next instruction following the PWRSAV instruction.

43.14.2 High-Speed PWM Operation in Idle Mode

The PWM module consists of a PTSIDL control bit in the PTCON register. This bit determines whether the PWM module continues to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module continues to operate as normal. If PTSIDL = 1, the module is shutdown and its internal clocks are stopped. The system cannot access the Special Function Registers (SFRs) in this mode. This is the minimum power mode for the module. Stopped Idle mode functions such as Sleep mode and fault pins are asynchronously active. The control of the PWM pins revert back to the GPIO bits associated with the PWM pins if the PWM module enters an Idle state.

It is recommended that the user-assigned application disable the PWM outputs prior to entering Idle mode. If the PWM module is controlling a power conversion application, the action of putting the device into Idle mode will cause any control loops to be disabled, and most applications will likely experience issues unless they are explicitly designed to operate in an open loop mode.

Note: Refer to Section 9. "Watchdog Timer (WDT) and Power-Saving Modes" (DS70196) for more details on the power-saving modes.

43.15 EXTERNAL CONTROL OF INDIVIDUAL TIME BASE(S) (CURRENT RESET MODE)

External signals can reset the primary dedicated time bases, if the External PWM Reset Control bit (XPRES) in the PWM Control registers (PWMCONx<1>) is set. This mode of operation is called Current Reset PWM mode. If the user-assigned application sets the ITB bit, a PWM generator operates in Independent Time Base mode. If the user-assigned application sets the XPRES bit and operates the PWM generator in Master Time Base mode, the results can be unpredictable.

The current-limit source signal specified by the Current-Limit Control Signal Source Select bits (CLSRC<4:0>) in the PWM Fault Current-Limit Control register (FCLCONx<14:10>) causes the independent time base to reset. The active edge of the selected current-limit signal is specified by the CLPOL bit in the FCLCONx register.

In the Primary Independent Time Base mode, and Hysteresis and Critical Conduction mode, PFC applications must maintain the inductor current value above minimum desired current level. These applications use the external Reset feature. If the inductor current falls below the desired value, the PWM cycle is terminated early so that the PWM output can be asserted to increase the inductor current. The PWM period varies according to the application need. This type of application is a variable frequency PWM mode.

43.16 APPLICATION INFORMATION

Typical applications that use different PWM operating modes and features are as follows:

- · Complementary PWM Output Mode
- Push-Pull PWM Output Mode
- Multi-Phase PWM
- Variable Phase PWM
- Current Reset PWM
- · Constant Off-Time PWM
- Current-Limit PWM

Each application is described in the following sections.

43.16.1 Complementary PWM Output Mode

The Complementary PWM Output mode shown in Figure 43-40, is generated in a manner that is similar to Standard Edge-Aligned mode. This mode provides a second PWM output signal on the PWMxL pin that is the complement of the primary PWM signal (PWMxH).

Figure 43-40: Complementary PWM Output Mode **Duty Cycle Match Timer Resets** Period Dead Time⁽¹⁾ Dead Time⁽¹⁾ Dead Time⁽¹⁾ Value Timer Value PWM1H PWM1L 0 **PWMxH** Period **Duty Cycle** Period Note 1: Positive Dead Time shown. **PWMxL** (Period-duty cycle) Series Resonant/LLC Half-Bridge Converter **Synchronous Buck Converter** +VIN • CR LR PWM1H

43.16.2 Push-Pull PWM Output Mode

The Push-Pull PWM Output mode, shown in Figure 43-41, alternately outputs the PWM signal on one of two PWM pins. In this mode, complementary PWM output is not available. This mode is useful in transformer-based power converter circuits that avoid flow of direct current that saturates their cores. The Push-Pull mode ensures that the duty cycle of the two phases is identical, thereby yielding a net DC bias of zero.

Duty Cycle Match Timer Resets Period - DCx + DTR · · DCx - DTR Period PWM1H Value 1.1 Ton Timer Value PWM1L Period Period 0 **Dead Time Dead Time Dead Time PWMxH Duty Cycle** Period **PWMxL** Duty Cycle +VIN Half-Bridge Converter **Push-Pull Buck Converter** PWM1F Vout L1 Vout +VIN PWM1 **Full-Bridge Converter** <u>+</u>VIN L1 Vout

Figure 43-41: Push-Pull PWM Output Mode

43.16.3 Multi-Phase PWM


The Multi-Phase PWM, shown in Figure 43-42, uses phase shift values in the PHASEx registers to shift the PWM outputs with respect to the primary time base. Because the phase shift values are added to the primary time base, the phase shifted outputs occur earlier than a PWM signal that specifies zero phase shifts. In Multi-Phase mode, the specified phase shift is fixed by the design of the application. Phase shift is available in all PWM modes that use the master time base.

43.16.3.1 MULTI-PHASE BUCK REGULATOR

Multi-Phase PWM is often used in DC-to-DC converters that handle fast load current transients, and need to meet smaller space requirements. A multi-phase converter is essentially a parallel array of buck converters that are operated slightly out of phase with each other. The multiple phases create an effective switching speed equal to the sum of the individual converters.

If a single phase is operating at a PWM frequency of 333 kHz, the effective switching frequency for the circuit, shown in Figure 43-42, is 1 MHz. This high switching frequency greatly reduces input and output capacitor size requirements. It also improves load transient response and ripple figures.

Figure 43-42: Multi-Phase PWM



43.16.3.2 INTERLEAVED POWER FACTOR CORRECTION (IPFC)

Interleaving of multiple boost converters in PFC circuits is becoming very popular in the recent applications. The typical interleaved PFC circuit configuration is illustrated in Figure 43-43. The interleaved PFC operational waveforms is illustrated in Figure 43-44.

By staggering the channels at uniform intervals, multichannel interleaved PFC can reduce the input current ripple significantly due to ripple cancellation effect. Smaller input current ripple indicates low differential mode (DM) noise filter. It is generally believed that the reduced differential mode noise magnitude makes the differential mode filter smaller. The output capacitor voltage ripples are also reduced significantly as a function of the duty cycle.

Figure 43-43: Interleaved PFC Diagram





Figure 43-44: Interleaved PFC Operational Waveforms




43.16.4 Variable Phase PWM

The Variable Phase PWM, shown in Figure 43-45, constantly changes the phase shift among PWM channels to control the flow of power, which is in contrast with most PWM circuits that vary the duty cycle of PWM signal to control power flow. In variable phase applications, the PWM duty cycle is often maintained at 50 percent. The phase shift value is available to all PWM modes that use the master time base.

The variable phase PWM is used in newer power conversion topologies that are designed to reduce switching losses. In the standard PWM methods, when a transistor switches between the conducting state and non-conducting state (and vice versa), the transistor is exposed to the full current and voltage condition during the time when the transistor turns ON or OFF and the power loss (V * I * Tsw * Fpwm) becomes appreciable at high frequencies.

The Zero Voltage Switching (ZVS) and Zero Current Switching (ZVC) circuit topologies attempt to use quasi-resonant techniques that shift either the voltage or the current waveforms relative to each other to change the value of voltage or the current to zero when the transistor turns ON or OFF. If either the current or the voltage is zero, no switching loss occurs.

Figure 43-45: Variable Phase PWM



43.16.5 Current Reset PWM

The Current Reset PWM, shown in Figure 43-46, is a variable frequency mode where the actual PWM period is less than or equal to the specified period value. The independent time base is reset externally after the PWM signal has been deasserted. The Current Reset PWM mode can be used in Constant PWM On-Time mode. To operate in PWM Current Reset, the PWM generator must be in Independent Time Base. If an external Reset signal is not received, the PWM period uses the PHASEx register value by default.

Note: In the Current Reset mode, the local time base resetting is based on the leading edge of the current-limit input signal after completion of the PWMxH/L duty cycle.


In Current Reset mode, the PWM frequency varies with the load current. This is different than most PWM modes because the user-assigned application sets the maximum PWM period and an external circuit measures the inductor current. When the inductor current falls below a specified value, the external current comparator circuit generates a signal that resets the PWM time base counter. The user-assigned application specifies a PWM ON time, and then some time after the PWM signal becomes inactive, the inductor current falls below a specified value and the PWM counter is reset earlier than the programmed PWM period. This is called Constant On-Time Variable Frequency PWM output and is used in Critical Conduction mode PFC applications.

This should not be confused with cycle-by-cycle current-limiting PWM output where the PWM output is asserted, an external circuit generates a current fault and the PWM signal is turned off before its programmed duty cycle normally turns it off. Here, the PWM frequency is fixed for a given time base period.


The advantages of the Current Reset PWM mode in PFC applications are as follows:

- As the PFC boost inductor does not require to store energy at the end of each switching cycle, a smaller inductor can be used. Usage of the smaller inductor leads to reduced cost.
- Commutation of Boost diode from ON to OFF happens at zero current. Slower diodes can be used to reduce the cost.
- Inner current feedback loop is much faster, since feedback is received for every cycle.

Figure 43-46: Current Reset PWM



External current comparator resets PWM counter. PWM cycle restarts earlier than the programmed period. This is a Constant On-Time Variable Frequency PWM mode.



43.16.6 Constant Off-Time PWM

Constant Off-Time PWM shown in Figure 43-47, is a variable-frequency PWM output where the actual PWM period is less than or equal to the specified period value. The PWM time base resets externally after the PWM signal duty cycle value is reached and the PWM signal is deasserted. This is implemented by enabling the On-Time PWM output called Current Reset PWM and using the complementary PWM output (PWMxL).

The Constant Off-Time PWM can be enabled only when the PWM generator operates in independent time base. If an external Reset signal is not received, by default, the PWM period uses the value specified in PHASEx register.

External Timer Reset External Reset Period Value Timer Value 0 PWMxH/L **Duty Cycle** Duty Cycle Actual Period Programmed Period

Figure 43-47: Constant Off-Time PWM

43.16.7 Current-Limit PWM

Note: Duty Cycle represents OFF-Time.

The cycle-by-cycle current-limit, shown in Figure 43-48, truncates the asserted PWM signal when the selected external fault signal is asserted. The PWM output values are specified by the current-limit override bits (CLDAT<1:0>) in the PWM I/O Control registers (IOCONx<3:2>). The override outputs remain in effect until the beginning of the next PWM cycle. This is sometimes used in Power Factor Correction circuits where the inductor current controls the PWM On-Time. This is a constant frequency PWM.




Figure 43-48: Current-Limit PWM

43.17 BURST MODE IMPLEMENTATION

In applications where the load current drawn from the converter is much smaller than its nominal current/converter operating at no load, the power drawn from the source can be reduced by forcing the converter into Discontinuous mode.

Typically, the converter PWM output can be turned off over a period of time based on the output voltage regulation, which can reduce the no load power requirements significantly.

43.18 REGISTER MAP

Table 43-8 maps the bit functions for the High-Speed PWM control registers.

Table 43-8: High-Speed PWM Register Map

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	_	SYNCSI	RC<1:0>	SEVTPS<3:0>				0000
PTCON2	_	_	_	_	ı	_	_	_	_	_	ı	_	- PCLKDIV<2:0>				
PTPER							PT	PER<15:0>									FFF8
SEVTCMP	SEVTCMP<15:3>											_	0000				
MDC		MDC<15:0>													0000		
PWMCON1	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	21011107		_	CAM	XPRES	IUE	0000		
PWMCON2	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	_	-	_	CAM	XPRES	IUE	0000
PWMCON3	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	_	-	_	CAM	XPRES	IUE	0000
PWMCON4	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	_	1		CAM	XPRES	IUE	0000
IOCON1	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDAT<	<1:0>	FLTDA	T<1:0>	CLDA	AT<1:0>	SWAP	OSYNC	0000
IOCON2	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDAT<	<1:0>	FLTDAT<1:0>		CLDAT<1:0>		SWAP	OSYNC	0000
IOCON3	PENH	PENL	POLH	POLL	PMOD	0<1:0>	OVRENH	OVRENL	OVRDAT<	OVRDAT<1:0> FLTDAT<1:0>		CLDAT<1:0>		SWAP	OSYNC	0000	
IOCON4	PENH	PENL	POLH POLL PMOD<1:0>			OVRENH	OVRENL	OVRDAT<	<1:0>	FLTDAT<1:0>		CLDAT<1:0>		SWAP	OSYNC	0000	
FCLCON1	IFLTMOD		CLSRC<4:0>					CLMOD	FLTSRC<4:0>					FLTPOL	FLTMOD<1:0>		0000
FCLCON2	IFLTMOD		CLSRC<4:0>					CLMOD	FLTSRC<4:0>					FLTPOL	. FLTMOD<1:0>		0000
FCLCON3	IFLTMOD		CLSRC<4:0>					CLMOD	FLTSRC<4:0> F					FLTPOL	L FLTMOD<1:0>		0000
FCLCON4	IFLTMOD	CLSRC<4:0>					CLPOL	CLMOD	FLTSRC<4:0> FLTPOL FLTMOD<1:0>						D<1:0>	0000	
PDC1							PI	DC1<15:0>									0000
PDC2							PI	DC2<15:0>									0000
PDC3	PDC3<15:0>															0000	
PDC4							PI	DC4<15:0>									0000
PHASE1							PH.	ASE1<15:0>									0000
PHASE2							PH.	ASE2<15:0>									0000
PHASE3							PH.	ASE3<15:0>									0000
PHASE4							PH.	ASE4<15:0>									0000
DTR1	_	— — DTR1<13:0>													0000		
DTR2	_	— — DTR2<13:0>													0000		
DTR3	DTR3<13:0>													0000			
DTR4	— — DTR4<13:0>													0000			
ALTDTR1	_	— — ALTDTR1<13:0>												0000			
ALTDTR2	_	— — ALTDTR2<13:0>											0000				

dsPIC33F/PIC24H Family Reference Manual

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all bits are available for all devices. Please refer to the specific data sheet for details.

Table 43-8: High-Speed PWM Register Map (Continued)

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
ALTDTR3	_	— — ALTDTR3<13:0>													0000		
ALTDTR4	— — ALTDTR4<13:0>																0000
SDC1	SDC1<15:0>														0000		
SDC2	SDC2<15:0>															0000	
SDC3	SDC3<15:0>														0000		
SDC4	SDC4<15:0>														0000		
SPHASE1	SPHASE1<15:0>														0000		
SPHASE2	SPHASE2<15:0>													0000			
SPHASE3	SPHASE3<15:0>													0000			
SPHASE4	SPHASE4<15:0>															0000	
TRIG1	TRGCMP<15:3>													_	_	_	0000
TRIG2	TRGCMP<15:3>													_	_	_	0000
TRIG3	TRGCMP<15:3>													_	_	_	0000
TRIG4						TRGC	MP<15:3>							_	_	_	0000
TRGCON1	TRGDIV<3:0>										TRGS	TRT<5:0>	0000				
TRGCON2	TRGDIV<3:0> — — — DTM — TRG								TRGS	TRT<5:0>		0000					
TRGCON3	TRGDIV<3:0> — — — DTM — TRG								TRGS	TRT<5:0>		0000					
TRGCON4		TRGDI	V<3:0>			I	DTM _ TRGS							TRT<5:0>	0000		
STRIG1	STRGCMP<15:3>										_	_	_	0000			
STRIG2						STRGC	CMP<15:3>							_	_	_	0000
STRIG3						STRGC	CMP<15:3>							_	_	_	0000
STRIG4						STRGC	CMP<15:3>							_	_	_	0000
PWMCAP1						PWMC	AP1<15:3>							_	_	_	0000
PWMCAP2						PWMC	AP2<15:3>							_	_	_	0000
PWMCAP3	PWMCAP3<15:3>													_	_	_	0000
PWMCAP4	PWMCAP4<15:3>													_	_	_	0000
LEBCON1	PHR PHF PLR PLF FLTLEBEN CLLEBEN LEB<9:3>										_	_	_	0000			
LEBCON2	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB<9:3>							_	_	_	0000
LEBCON3	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<9):3>				_	_	_	0000
LEBCON4	PHR	PHR PHF PLR PLF FLTLEBEN CLLEBEN LEB<9:3>										_	_	_	0000		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all bits are available for all devices. Please refer to the specific data sheet for details.

43.19 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed PWM module are:

Title Application Note #

No related application notes are available at this time.

N/A

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F/PIC24H family of devices.

43.20 REVISION HISTORY

Revision A (February 2008)

This is the initial released version of this document.

Revision B (September 2008)

This revision incorporates the following updates:

- · Equations:
 - Updated Equation 43-4 in 43.6 "PWM Generator".
 - Updated Equation 43-5 in 43.6.2.3 "Secondary Duty Cycle (SDCx)"
- Examples:
 - Added an example for PWM Clock Code in 43.5.1 "PWM Clock Selection".
- · Figures:
 - Updated the labels in Figure 43-6.
 - Included new figure in 43.6.7 "Dead Time Resolution" (see Figure 43-14).
 - Updated the fault source values in Figure 43-32 and Figure 43-34.
- Headings:
 - Added Auxiliary PLL as a new section (see **43.5.1** "PWM Clock Selection") in **43.5** "Module Description".
 - The description for Dead Time Distortion has been corrected in 43.6.6 "Dead Time Distortion".
 - Added a new section on Dead-Time Insertion in Center-Aligned Mode (see 43.6.8 "Dead Time Insertion in Center-Aligned Mode".
 - Added a new sub-section for PWM Fault Generator (see 43.10.1 "PWM Fault Generated by the Analog Comparator") in 43.10 "PWM Fault Pins".
- Notes:
 - Added a note on nominal input clock to the PWM in 43.5.1 "PWM Clock Selection".
 - Added a note for the boundary conditions of the PWM resolution in the following registers:
 - MDC: PWM Master Duty Cycle Register (see Note 2 in Register 43-5)
 - PDCx: PWM Generator Duty Cycle Register (see Note 2 in Register 43-7)
 - SDCx: PWM Secondary Duty Cycle Register (see Note 2 in Register 43-8)
 - Added a note for using Fault 1 for Current-Limit mode (CLSRC<4:0> = b0000) in Register 43-17 (see Note 2).
 - Added a note for configuring the auxiliary clock in 43.5.1 "PWM Clock Selection".
 - Added a note on resetting the local time base in 43.16.5 "Current Reset PWM".
- · Registers:
 - The register descriptions for the PDCx: PWM Generator Duty Cycle Register and SDCx: PWM Secondary Duty Cycle Register have been corrected.
 - The bit descriptions for bit 14-10 and bit 7-3 in Register 43-17 have been corrected.
 - Updated the bit field value of LEB as LEB<4:0> and LEB<6:5> in LEBCONx:
 Leading-Edge Blanking Control Register (see Register 43-18).
 - The Read/Write state for the bit 3 through bit 15 have been corrected in PWMCAPx: Primary PWM Time Base Capture Register (see Register 43-19).
- · Sections:
 - The terms Complementary PWM Output Mode and Complementary PWM Mode have been corrected as Complementary Mode in the entire document.
 - The terms Push-Pull PWM Output Mode and Push-Pull Mode have been corrected as Push-Pull Mode in the entire document.
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.

dsPIC33F/PIC24H Family Reference Manual

Revision C (March 2010)

- · Equations:
 - Updated the following equations: Equation 43-1, Equation 43-3 through Equation 43-7.
 - Added the following equations: Equation 43-2 and Equation 43-8.
- Examples:
 - Updated the following examples:
 - Example 43-1, Example 43-4, Example 43-8, Example 43-11 and Example 43-23.
 - Updated the following changes in Example 43-2: Updated the example and re-arranged the example to be placed after Example 43-1.
 - Updated the following changes in Example 43-12 and Example 43-13: Updated the
 example and re-arranged the example from 43.6.2.4 "Duty Cycle Resolution"
 to 43.6.2.3 "Secondary Duty Cycle (SDCx)".
 - Added the following examples: Example 43-3, Example 43-5, Example 43-14, Example 43-21, Example 43-22 and Example 43-28.
- Figures
 - Updated the following figures: Figure 43-7, Figure 43-9, Figure 43-10, Figure 43-19 through Figure 43-26, Figure 43-32, Figure 43-34, Figure 43-36 through Figure 43-48.
 - Added the following figures: Figure 43-3, Figure 43-4, Figure 43-8, Figure 43-35, Figure 43-43 and Figure 43-44.
- · Notes:
 - Added a Note with information to customer for utilizing family reference manual sections and data sheets as a joint reference (see note above **43.1** "Introduction").
 - Added Note 2 in Register 43-2 and Register 43-3.
 - Added a Note 1 in Register 43-4.
 - Added Note 5 in Register 43-6.
 - Updated the following changes in Register 43-9:
 - · Added a sub note in Note 1 and Note 2.
 - Deleted a sub note in Note 2.
 - Updated the following changes in Register 43-10:
 - Updated the second sub note in Note 1.
 - · Updated the sub note in Note 2.
 - Updated the bit text description for bit 13-0, in Register 43-11 and Register 43-12.
 - Deleted the note reference for bit 7, and deleted the following note in Register 43-13:
 The secondary PWM generator cannot generate PWM trigger interrupts.
 - Added Note 2 in Register 43-14.
 - Added a Note in Register 43-16.
 - Updated Note 1 in Register 43-17.
 - Added a Note 1 in Register 43-18.
 - Added Note 3 and Note 4 in Register 43-19.
 - Updated the following Note in 43.5.1 "PWM Clock Selection": If the primary PLL is used as a source for the auxiliary clock, then the primary PLL should be configured up to a maximum operation of FcY = 30 MHz or less, and Fvco must be in the range of 112 MHz 120 MHz.
 - Added Note 1 through Note 7 in 43.5.6 "Time Base Synchronization".
 - Added a Note on duty cycle values in 43.6.7 "Dead Time Resolution".
 - Added a Note on dynamic triggering in 43.7 "PWM Trigger".
 - Deleted the following Note in Table 43-3: In the independent time base, the PWMxH duty cycle is controlled by either MDC or PDCx, and the PWMxL duty cycle is controlled by MDC or SDCx.
 - Deleted the following Note in Table 43-4: In the Independent output base, the PWMxH duty cycle is controlled by either MDC or PDCx, and the PWMxL duty cycle is controlled by MDC or SDCx.

Revision C (March 2010) (Continued)

- Added a Note on power-saving modes, in 43.14.2 "High-Speed PWM Operation in Idle Mode".
- Updated the Note in 43.16.5 "Current Reset PWM".
- Registers:
 - Updated the register description for "PWMCAPx: Primary PWM Time Base Capture Register", in 43.3 "Control Registers".
 - Corrected the term "PDCx" as "MDC/PDCx/SDCx" in the bit text '0' description for bit 0, in Register 43-6.
 - Corrected the term "Data" as "State" in bit 3-2, bit 5-4 and bit 7-6, in Register 43-14.
 - Re-arranged Register 43-17: STRIGx: PWM Secondary Trigger Compare Value Register after Register 43-15 as Register 43-16.
 - Corrected the bit text description for bit 9-3 as "The Blanking can be incremented in 8.32 ns steps" in Register 43-18.
- · Sections:
 - Added "Interleaved Power Factor Correction (IPFC)" in the common applications for the High-Speed PWM, in 43.1 "Introduction".
 - Updated the following changes in the list of major High-Speed PWM features, in 43.2 "Features":
 - Removed "PWM Capture feature".
 - Updated "Dual trigger from PWM to Analog-to-Digital Converter (ADC) per PWM period" as "Dual trigger to Analog-to-Digital Converter (ADC) per PWM period".
 - Updated "Remappable PWMxH and PWMxL Pins" as "Remappable PWM4H and PWM4L pins".
 - Updated the following changes in **43.5.1** "PWM Clock Selection":
 - Added the term "Primary PLL Output (Fvco)" in the first paragraph.
 - Corrected the term "PLLCLK" as "Fvco" in the following description: The auxiliary clock for the PWM module can be derived from the system clock while the device is running in the primary PLL mode. Equation 43-3 gives the relationship between the Primary PLL Clock (Fvco) frequency and the Auxiliary Clock (ACLK) frequency.
 - Added 43.5.4.1 "Advantages of Center-Aligned Mode in UPS Applications".
 - Updated the following changes in 43.5.6 "Time Base Synchronization":
 - · Corrected the pulse width "130 ns" as "200 ns".
 - Added the following description: The SYNCO signal pulse 200 ns ensures that other devices reliably sense the signals.
 - Updated the event "When PTEN = 0" as "When PTCON<PTEN> = 0", in 43.5.7 "Special Event Trigger".
 - Deleted the following description in 43.5.8 "Independent PWM Time Base": The PHASEx and SPHASEx registers provide the time period value for the PWMx outputs (PWMxH and PWMxL) in Independent Time Base mode.
 - Updated the following changes in 43.6.3 "Dead Time Generation":
 - Added the following description: Dead time is not supported for Independent PWM Output mode.
 - Removed "(gating)" in the description.
 - Added the following description in the "Negative Dead Time" sub section, in 43.6.4 "Dead Time Generators": Negative dead time is specified only for complementary PWM output signals.
 - Deleted the following description in 43.6.7 "Dead Time Resolution": If devices do not implement the High-Resolution PWM option and the PWM clock prescaler resolution is 1.04 ns, 2.08 ns or 4.16 ns, the highest possible dead time resolution is 8.32 ns.
 - Updated "Dual Trigger Mode bit (DTM<7>) in the TRGCONx register" as "Dual Trigger Mode bit (DTM) in the PWM Trigger Control register (TRGCONx<DTM> = 7)" in 43.7 "PWM Trigger".

Revision C (March 2010) (Continued)

- Updated the following changes in 43.10.4 "Fault Exit":
 - Removed the following description: The next PWM cycle begins when the PTMR value is zero.
 - · Updated step "c)".
- Corrected the term "FSTAT" as "FLTSTAT" in 43.10.5 "Fault Exit with PMTMR Disabled".
- Updated the following changes in 43.10.7 "PWM Current-Limit Pins":
 - Replaced the description "This behavior is called Current Reset mode, which is used in some Power Factor Correction applications" as "Refer to 43.16.5 "Current Reset PWM" for more details".
 - Added 43.10.7.2 "Configuring Analog Comparator in Cycle-by-Cycle Mode".
- Updated the following changes in 43.11.1 "Leading-Edge Blanking (LEB)":
 - Updated "8.4 ns" as "8.32 ns".
 - Added the following description: In High-Speed Switching applications, switches (such
 as MOSFETs/IGBTs) typically generate very large transients. These transients can
 cause problematic measurement errors. The LEB function enables the user-assigned
 application to ignore the expected transients caused by the transistor switching that
 occurs near the edges of the PWM output signals.
- Corrected the term "current mode control" as "current-limit PWM control" in 43.11.2 "Individual Time Base Capture".
- Updated the following changes in 43.12.4 "Fault/Current-Limit Override and Dead Time Logic":
 - Corrected the following terms in the description: "low" is updated as "inactive" and "impact" is updated as "aid".
 - Added the terms "are driven active" in the description.
- Added 43.12.6 "PENx (GPIO/PWM) Ownership".
- Updated the following changes in 43.15 "External Control of Individual Time Base(s) (Current Reset Mode)":
 - Updated the title "External Control of Individual Time Base(s)" as "External Control of Individual Time Base(s) (Current Reset Mode)".
 - Added "Hysteresis and Critical Conduction mode" in the description.
- Re-arranged the second paragraph in **43.16.3** "Multi-Phase PWM" as new sub section **43.16.3.1** "Multi-Phase Buck Regulator".
- Added 43.16.3.2 "Interleaved Power Factor Correction (IPFC)".
- Added the advantages of Current Reset mode in PFC applications, in **43.16.5** "Current Reset PWM".
- Added 43.17 "Burst Mode Implementation".
- Tables:
 - Updated the following tables: Table 43-3 and Table 43-4.
 - Added the following tables: Table 43-5 through Table 43-7.
- Specific references to "dsPIC33F" are updated as "dsPIC33F/PIC24H" in this Family Reference Manual.
- Renamed the Family Reference Manual name "dsPIC33F Section 43. High-Speed PWM" as "dsPIC33F/PIC24H Section 43. High-Speed PWM".
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.