1. Generate random addresses with the following arguments: -s 0 -n 10, -s 1 -n 10, and -s 2 -n 10. Change the policy from FIFO, to LRU, to OPT. Compute whether each access in said address traces are hits or misses.

```
2017310367@swui:-$ ./paging-policy.py --policy=FIFO -s 0 -n 10 -c

ARG addresses -1

ARG addressfile

ARG numaddrs 10

ARG policy FIFO

ARG clockbits 2

ARG cancessize 3

ARG maxpage 10

ARG seed 0

ARG notrace False

Solving...

Access: 8 MISS FirstIn -> [8] <- Lastin Replaced:- [Hits:0 Misses:1]

Access: 7 MISS FirstIn -> [8, 7] <- Lastin Replaced:- [Hits:0 Misses:2]

Access: 4 MISS FirstIn -> [7, 4, 2] <- Lastin Replaced:- [Hits:0 Misses:4]

Access: 5 MISS FirstIn -> [4, 2, 5] <- Lastin Replaced:- [Hits:0 Misses:4]

Access: 7 MISS FirstIn -> [4, 2, 5] <- Lastin Replaced:- [Hits:0 Misses:5]

Access: 7 MISS FirstIn -> [4, 2, 5] <- Lastin Replaced:- [Hits:1 Misses:6]

Access: 8 MISS FirstIn -> [7, 3, 4] <- Lastin Replaced:- [Hits:1 Misses:6]

Access: 8 MISS FirstIn -> [7, 3, 4] <- Lastin Replaced:5 [Hits:1 Misses:6]

Access: 5 MISS FirstIn -> [7, 3, 4] <- Lastin Replaced:5 [Hits:1 Misses:6]

Access: 5 MISS FirstIn -> [3, 4, 5] <- Lastin Replaced:7 [Hits:1 Misses:9]

FINALSTATS hits 1 misses 9 hitrate 10.00
```

FIFO when seed is 0.

Number of hits is 1, Number of misses is 9, therefore hit-rate is 10%.

```
20173103678swui:-$ ./paging-policy.py --policy=LRU -s 0 -n 10 -c

ARG addresses -1

ARG addressfile

ARG policy LRU

ARG policy LRU

ARG policy LRU

ARG clockbits 2

ARG maxpage 10

ARG sed 0

ARG notrace False

Solving...

Access: 8 MISS LRU -> [8, 7] <- MRU Replaced:- [Hits:0 Misses:1]

Access: 7 MISS LRU -> [8, 7, 4] <- MRU Replaced:- [Hits:0 Misses:2]

Access: 8 MISS LRU -> [7, 4, 2] <- MRU Replaced: [Hits:0 Misses:3]

Access: 8 MISS LRU -> [7, 4, 2] <- MRU Replaced: [Hits:0 Misses:3]

Access: 8 MISS LRU -> [7, 4, 2] <- MRU Replaced: [Hits:0 Misses:5]

Access: 9 MISS LRU -> [7, 4, 2] <- MRU Replaced: [Hits:1 Misses:5]

Access: 1 MISS LRU -> [5, 4, 7] <- MRU Replaced: [Hits:1 Misses:5]

Access: 3 MISS LRU -> [5, 4, 7] <- MRU Replaced: [Hits:1 Misses:6]

Access: 4 HIT LRU -> [7, 3, 4] <- MRU Replaced: [Hits:1 Misses:7]

Access: 5 MISS LRU -> [3, 4, 5] <- MRU Replaced: [Hits:2 Misses:7]

Access: 5 MISS LRU -> [3, 4, 5] <- MRU Replaced: [Hits:2 Misses:7]

Access: 5 MISS LRU -> [3, 4, 5] <- MRU Replaced: [Hits:2 Misses:8]

FINALSTATS hits 2 misses 8 hitrate 20.00
```

LRU when seed is 0.

Number of hits is 2, Number of misses is 8, therefore hit-rate is 20%.

```
1017310367@swui:~$ ./paging-policy.py --policy=OPT -s 0 -n 10 -c

RG addresses -1

RG addressfile

RG numaddrs 10

RG policy OPT

RG clockbits 2

RG cachesize 3

RG maxpage 10

RG seed 0

RG notrace False

Solving...

**Access: 8 MISS Left -> [8] <- Right Replaced:- [Hits:0 Misses:1]

**Access: 7 MISS Left -> [8, 7] <- Right Replaced:- [Hits:0 Misses:2]

**Access: 8 MISS Left -> [8, 7, 4] <- Right Replaced:- [Hits:0 Misses:3]

**Access: 2 MISS Left -> [7, 4, 2] <- Right Replaced:- [Hits:0 Misses:3]

**Access: 5 MISS Left -> [7, 4, 5] <- Right Replaced: [Hits:0 Misses:5]

**Access: 5 MISS Left -> [7, 4, 5] <- Right Replaced: [Hits:1 Misses:5]

**Access: 7 HIT Left -> [7, 4, 5] <- Right Replaced:- [Hits:1 Misses:5]

**Access: 7 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:2 Misses:6]

**Access: 8 MISS Left -> [4, 5, 3] <- Right Replaced:- [Hits:3 Misses:6]

**Access: 6 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:3 Misses:6]

**Access: 7 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

**Access: 7 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

**Access: 8 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

**Access: 6 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

**Access: 7 HIT Left -> [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]
```

OPT when seed is 0.

Number of hits is 4, Number of misses is 6, therefore hit-rate is 40%.

```
20173103678swui:~$ ./paging-policy.py --policy=FIFO -s 1 -n 10 -c
ARG addresses -1
ARG addressfile
ARG numaddrs 10
ARG policy FIFO
ARG acchebits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 1
ARG notrace False

Solving...

Access: 1 MISS FirstIn -> [1] <- Lastin Replaced:- [Hits:0 Misses:1
Access: 7 MISS FirstIn -> [1, 8, 7] <- Lastin Replaced:- [Hits:0 Misses:3
Access: 2 MISS FirstIn -> [1, 8, 7] <- Lastin Replaced:- [Hits:0 Misses:3
Access: 4 MISS FirstIn -> [1, 8, 7] <- Lastin Replaced:- [Hits:0 Misses:4
Access: 4 MISS FirstIn -> [7, 2, 4] <- Lastin Replaced:1 [Hits:0 Misses:4
Access: 6 MISS FirstIn -> [7, 2, 4] <- Lastin Replaced:- [Hits:1 Misses:5
Access: 6 MISS FirstIn -> [4, 6, 7] <- Lastin Replaced:- [Hits:1 Misses:6
Access: 0 MISS FirstIn -> [6, 7, 0] <- Lastin Replaced:4 [Hits:1 Misses:6
Access: 0 HIT FirstIn -> [6, 7, 0] <- Lastin Replaced:- [Hits:1 Misses:8
FINALSTATS hits 2 misses 8 hitrate 20.00
```

FIFO when seed is 1.

Number of hits is 2, Number of misses is 8, therefore hit-rate is 20%.

```
D17310367@swui:~$ ./paging-policy.py --policy=LRU -s 1 -n 10 -c
RG addresses -1
RG addresses | R
```

LRU when seed is 1.

Number of hits is 2, Number of misses is 8, therefore hit-rate is 20%.

```
2017310367@swui:-$ ./paging-policy.py --policy=OPT -s 1 -n 10 -c
ARG addresses -1
ARG addresses -1
ARG numaddrs 10
ARG policy OPT
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 1
ARG notrace False

30lving...

Access: 1 MISS Left -> [1] <- Right Replaced:- [Hits:0 Misses:1]
Access: 8 MISS Left -> [1, 8] <- Right Replaced:- [Hits:0 Misses:2]
Access: 9 MISS Left -> [1, 7, 2] <- Right Replaced: [Hits:0 Misses:3]
Access: 4 MISS Left -> [1, 7, 2] <- Right Replaced: [Hits:0 Misses:3]
Access: 4 MISS Left -> [1, 7, 4] <- Right Replaced: [Hits:0 Misses:4]
Access: 4 HIT Left -> [1, 7, 4] <- Right Replaced: [Hits:1 Misses:5]
Access: 6 MISS Left -> [1, 7, 6] <- Right Replaced: [Hits:1 Misses:5]
Access: 7 HIT Left -> [1, 7, 6] <- Right Replaced: [Hits:1 Misses:6]
Access: 0 MISS Left -> [1, 7, 0] <- Right Replaced: [Hits:2 Misses:7]
Access: 0 HIT Left -> [1, 7, 0] <- Right Replaced:- [Hits:2 Misses:7]
Access: 0 HIT Left -> [1, 7, 0] <- Right Replaced:- [Hits:3 Misses:7]
FINALSTATS hits 3 misses 7 hitrate 30.00
```

OPT when seed is 1.

Number of hits is 3, Number of misses is 7, therefore hit-rate is 30%.

```
20173103678swui:~$ ./paging-policy.py --policy=FIFO -s 2 -n 10 -c

ARG addresses -1

ARG addressfile

ARG numaddrs 10

ARG policy FIFO

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 2

ARG notrace False

Solving...

Access: 9 MISS FirstIn -> [9] <- Lastin Replaced:- [Hits:0 Misses:1 Access: 9 MISS FirstIn -> [9] <- Lastin Replaced:- [Hits:1 Misses:1 Access: 0 MISS FirstIn -> [9, 0] <- Lastin Replaced:- [Hits:1 Misses:2 Access: 8 MISS FirstIn -> [9, 0] <- Lastin Replaced:- [Hits:2 Misses:2 Access: 8 MISS FirstIn -> [9, 0, 8] <- Lastin Replaced:- [Hits:2 Misses:4 Access: 7 MISS FirstIn -> [0, 8, 7] <- Lastin Replaced:- [Hits:2 Misses:4 Access: 6 MISS FirstIn -> [7, 6, 3] <- Lastin Replaced: [Hits:2 Misses:6 Access: 6 HIT FirstIn -> [7, 6, 3] <- Lastin Replaced: [Hits:2 Misses:6 Access: 6 HIT FirstIn -> [7, 6, 3] <- Lastin Replaced: [Hits:2 Misses:6 Access: 6 HIT FirstIn -> [7, 6, 3] <- Lastin Replaced: [Hits:4 Misses:6 Access: 6 HIT FirstIn -> [7, 6, 3] <- Lastin Replaced:- [Hits:4 Misses:6 FINALSTATS hits 4 misses 6 hitrate 40.00
```

FIFO when seed is 2.

Number of hits is 4, Number of misses is 6, therefore hit-rate is 40%.

```
2017310367@swui:~$ ./paging-policy.py --policy=LRU -s 2 -n 10 -c
ARG addresses -1
ARG addressfile
ARG numaddrs 10
ARG policy LRU
ARG clockbits 2
ARG acachesize 3
ARG maxpage 10
ARG seed 2
ARG notrace False

Solving...

Access: 9 MISS LRU -> [9] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 9 HIT LRU -> [9] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 0 MISS LRU -> [9] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 0 HIT LRU -> [9, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 0 HITS LRU -> [9, 0, 8] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0 MISS LRU -> [9, 0, 8] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 0 MISS LRU -> [9, 0, 8] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 0 MISS LRU -> [7, 6, 3] <- MRU Replaced:0 [Hits:2 Misses:5]
Access: 0 MISS LRU -> [7, 6, 6] <- MRU Replaced: [Hits:2 Misses:6]
Access: 0 MISS LRU -> [7, 3, 6] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 0 MITS LRU -> [7, 3, 6] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 0 MISS LRU -> [7, 3, 6] <- MRU Replaced:- [Hits:4 Misses:6]
FINALSTATS hits 4 misses 6 hitrate 40.00
```

LRU when seed is 2.

Number of hits is 4, Number of misses is 6, therefore hit-rate is 40%.

```
2017310367@swui:-$ ./paging-policy.py --policy=OPT -s 2 -n 10 -c

1RG addresses -1

1RG addresses -1

1RG numaddrs 10

1RG policy OPT

1RG clockbits 2

1RG maxpage 10

1RG maxpage 10

1RG seed 2

1RG notrace False

30lving...

1Access: 9 MISS Left -> [9] <- Right Replaced:- [Hits: 0 Misses: 1]

1Rccess: 0 MISS Left -> [9] <- Right Replaced:- [Hits: 1 Misses: 1]

1Rccess: 0 MISS Left -> [9] <- Right Replaced:- [Hits: 1 Misses: 2]

1Rccess: 0 MISS Left -> [9, 0, Right Replaced:- [Hits: 1 Misses: 2]

1Rccess: 0 MISS Left -> [9, 0, 8] <- Right Replaced:- [Hits: 2 Misses: 2]

1Rccess: 0 MISS Left -> [9, 0, 8] <- Right Replaced:- [Hits: 2 Misses: 4]

1Rccess: 0 MISS Left -> [9, 0, 7] <- Right Replaced:- [Hits: 2 Misses: 4]

1Rccess: 0 MISS Left -> [9, 0, 6] <- Right Replaced:- [Hits: 2 Misses: 4]

1Rccess: 0 MISS Left -> [9, 0, 6] <- Right Replaced:- [Hits: 2 Misses: 6]

1RCcess: 0 MISS Left -> [9, 6, 3] <- Right Replaced:- [Hits: 2 Misses: 6]

1RCcess: 0 MISS Left -> [9, 6, 3] <- Right Replaced:- [Hits: 4 Misses: 6]

2NALSTATS hits 4 misses 6 hitrate 40.00
```

OPT when seed is 2.

Number of hits is 4, Number of misses is 6, therefore hit-rate is 40%.

Overall, OPT showed the best hit-rate, followed by LRU and FIFO.

2. For a cache of size 5, generate worst-case address reference streams for each of the following policies: FIFO, LRU, and MRU (worst-case reference streams cause the most misses possible. For the worst case reference streams, how much bigger of a cache is needed to improve performance dramatically and approach OPT?

```
Replaced:-
                                                                  [Hits:31 Misses:49]
                                                                 [Hits:32 Misses:49]
                                                      Replaced:- [Hits:33 Misses:49]
         MISS FirstIn ->
                                                      Replaced:6 [Hits:33 Misses:
                                                      Replaced:0 [Hits:33 Misses:
         MISS FirstIn
ccess:
                                                                 [Hits:34 Misses:
                                                      Replaced:-
                                                      Replaced:7 [Hits:34 Misses:
         MISS FirstIn
                                          <- Lastin
                                                      Replaced:-
                                                                 [Hits:35 Misses:
ccess:
              FirstIn
                                          <- Lastin
ccess:
                                                      Replaced:-
                                          <- Lastin
                                                                          Misses:52
         HIT
ccess:
              FirstIn ->
                                          <- Lastin
                                                                          Misses:52
                                          <- Lastin
                                                      Replaced:-
                                                                 [Hits:39 Misses:52]
ccess:
         HIT
                                                      Replaced:-
                                                                 [Hits:40 Misses:52
ccess:
         HIT
                                          <- Lastin
                                                      Replaced:8
                                                                 [Hits:40 Misses:53]
cess:
         MTSS
              FirstIn ->
                                          <- Lastin
ccess: 6
         MISS FirstIn ->
                                          <- Lastin
                                                      Replaced:9 [Hits:40 Misses:54]
                                                      Replaced:5
                                          <- Lastin
                                                                 [Hits:40 Misses:55
              FirstIn
                                             Lastin
                                                      Replaced:-
                                                      Replaced:3 [Hits:41 Misses:56]
         MISS FirstIn
                                             Lastin
         MISS FirstIn ->
                                          <- Lastin
                                                      Replaced:2 [Hits:41 Misses:57]
                                                      Replaced:-
                                                                  [Hits:42 Misses:57]
                                                      Replaced:-
                   misses 57
INALSTATS hits 43
                                hitrate 43.00
```

When the cache size was 5 and number of streams is 100, FIFO hit-rate showed that

seed 0: 43%

seed 1: 48%

seed 2: 53%

The worst-case reference stream is seed 0.

```
Replaced:-
                                                                         [Hits:58 Misses:16]
                                                        MRU
                                                                         [Hits:59 Misses:16]
                                                            Replaced:-
                                                                        [Hits:59 Misses:17]
                                                                        [Hits:59 Misses:19]
                                                    <- MRU Replaced:3
                                                                        [Hits:59 Misses:20
         MISS LRU
                                                        MRU Replaced:-
               LRU -
                                                                         [Hits:61 Misses:20
                                                                        [Hits:62 Misses:20]
[Hits:63 Misses:20]
              LRU ->
                                                    <- MRU Replaced:-
                                                                        [Hits:63 Misses:21
                                                        MRU Replaced:2
               LRU ->
                                                                         [Hits:64 Misses:21
         MISS LRU ->
                                                                        [Hits:64 Misses:22
                                                    <- MRU Replaced:-
                                                                        [Hits:65 Misses:22]
                                                    <- MRU Replaced:-
                                                                        [Hits:66 Misses:22
                                                                         [Hits:67 Misses:22
               LRU ->
                                                                        [Hits:68 Misses:22]
[Hits:69 Misses:22]
              LRU ->
                                                    <- MRU Replaced:-
              LRU ->
                                                        MRU Replaced:-
                                                                        [Hits:72 Misses:22
              TRU ->
                                                                        [Hits:73 Misses:22]
                                                        MRU Replaced:-
                                                                        [Hits:74 Misses:22]
               LRU ->
              TIRU ->
                                                                        [Hits:76 Misses:22]
                                                        MRU Replaced:-
                                                                        [Hits:77 Misses:22]
               LRU
cess:
                                                    <- MRU Replaced:- [Hits:78 Misses:22]
NALSTATS hits 78 misses 22 hitrate 78.00
```

When the cache size was 5 and number of streams is 100, LRU hit-rate showed that

seed 0: 78%

seed 1: 83%

seed 2: 82%

The worst-case reference stream is seed 0.

```
Replaced:
                                                         [Hits:54
cess:
         HIT
                                                                 Misses:72
                                             Replaced:0
                                                        [Hits:54 Misses:73]
cess:
         MISS LRU
                                         MRU
                                         MRU Replaced:7 [Hits:54 Misses:74]
cess: 2
         MISS LRU ->
                                                         [Hits:55 Misses:74]
cess:
              LRU
                                         MRU
                                             Replaced:-
                                1, 6] <- MRU Replaced:-
                                                         [Hits:56 Misses:74]
cess: 6
                                1, 3] <- MRU Replaced:6 [Hits:56 Misses:75]
cess: 3
         MISS LRU ->
         MISS LRU ->
                                     <- MRU
                                             Replaced:3 [Hits:56 Misses:76]
                                0, 1] <- MRU Replaced:-
                                                         [Hits:57 Misses:76]
                          5, 2,
                                                        [Hits:58 Misses:76]
              LRU ->
                                1, 5] <- MRU Replaced:-
cess:
                                     <- MRU Replaced:-
                                                         [Hits:59 Misses:76]
                                1, 2] <- MRU Replaced:- [Hits:60 Misses:76]
cess: 2
         MISS LRU ->
                                      <- MRU Replaced:2 [Hits:60 Misses:77]
cess:
         MISS LRU ->
                                     <- MRU Replaced:7
cess: 4
                                                         [Hits:60 Misses:78]
         MISS LRU ->
                                      <- MRU Replaced:4 [Hits:60 Misses:79]
                                         MRU Replaced:3
                                                         [Hits:60 Misses:80]
                                     <- MRU Replaced:- [Hits:61 Misses:80]
cess: 0
                                      <- MRU Replaced:0 [Hits:61 Misses:81]
cess: 3
         MISS LRU ->
                                      <- MRU Replaced:-
                                                         [Hits:62 Misses:81]
                                         MRU Replaced: - [Hits:63 Misses:81]
              LRU ->
                                      <- MRU Replaced:- [Hits:64 Misses:81]
cess:
         MISS
              LRU ->
                                         MRU Replaced:1
                                                         [Hits:64 Misses:82]
cess: 5
                                8, 5] <- MRU Replaced:-
                                                        [Hits:65 Misses:82]
                                8, 2] <- MRU Replaced:5 [Hits:65 Misses:83]
         MISS LRU ->
                               8, 6] <- MRU Replaced:2 [Hits:65 Misses:84]
cess: 6
              LRU -> [9, 3, 4, 6, 8] <- MRU Replaced:- [Hits:66 Misses:84]
INALSTATS hits 66 misses 84 hitrate 44.00
```

When the cache size was 5 and number of streams is 100, MRU hit-rate showed that

seed 0: 48%

seed 1: 44%

seed 2: 48%

The worst-case reference stream is seed 1.

Therefore, the seed 0 is the worst-case reference stream of FIFO and LRU, and the seed 1 is the worst-case reference stream of MRU.

This is OPT of each worst-case reference stream

```
MISS
              Left
                                        <- Right Replaced:2 [Hits:60 Misses:33]
                                  4, 6] <- Right Replaced:8 [Hits:60 Misses:34]
              Left
                                  4, 6] <- Right Replaced:- [Hits:61 Misses:34]
ccess:
                                  4, 6] <- Right Replaced:- [Hits:62 Misses:34]
ccess:
         HIT
               Left
                                  4, 6] <- Right Replaced:- [Hits:63 Misses:34]
                                  6, 0] <- Right Replaced:9 [Hits:63 Misses:35]
         MISS
              Left
                               4,
                                  6, 0] <- Right Replaced:- [Hits:64 Misses:35]
               Left
         HIT
                                  6, 0] <- Right Replaced:- [Hits:65 Misses:35]
INALSTATS hits 65
                                hitrate 65.00
```

OPT hit-rate is 65% when seed is 0 (the worst-case reference stream of FIFO and LRU)

Case of FIFO

```
HIT
                                                                Replaced:-
                                                                           [Hits:67 Misse
                                                                Replaced:- [Hits:68 Misse
               FirstIn ->
                                                    <- Lastin
                                                                Replaced:- [Hits:69 Misses
               FirstIn ->
                                                    <- Lastin
                                                                Replaced:5 [Hits:69 Misse
ccess: 4
          MISS FirstIn ->
                           [9,
                                                    <- Lastin
               FirstIn
                                                        Lastin
                                                                Replaced:-
                                                                           [Hits:70 Misse
                                                                Replaced:-
                                                       Lastin
          HIT
                                                                           [Hits:71 Misse
                                        Ο,
                                                                Replaced:-
          HIT
               FirstIn ->
                                                       Lastin
                                                                           [Hits:72 Misse:
                                              2, 41
          HIT
               FirstIn ->
                                                    <- Lastin
                                                                Replaced:- [Hits:73 Misses
ccess: 0
                                                                Replaced:- [Hits:74 Misse:
          HIT
                                                    <- Lastin
                                                                Replaced: - [Hits:75 Misse
          HIT
               FirstIn ->
                                                                Replaced:- [Hits:76 Misses
                                           7, 2, 4] <- Lastin
          HIT
               FirstIn ->
INALSTATS hits 76
                    misses 24
                                 hitrate 76.00
```

When the cache size was gradually raised, the hit-rate was 60 percent when the cache size was 7, and 76 percent when the cache size was 8. Considering OPT's hit-rate is 65%, cache size has to be 8 to improve performance dramatically and approach OPT.

Case of FIFO

Case of FIFO

Case of LRU

```
8, 5] <- MRU Replaced:-
ccess: 5
                LRU ->
                                                                       [Hits:61 Misses:29
                                               9] <- MRU Replaced:-
                                                                       [Hits:62 Misses:29
ccess:
ccess:
                                      2, 8, 9, 5] <- MRU Replaced:- [Hits:63 Misses:29
                                            5, 4] <- MRU Replaced:-
ccess: 4
                LRU ->
                                                                       [Hits:64 Misses:29
          MISS LRU ->
                                      9, 5, 4, 6] <- MRU Replaced:0 [Hits:64 Misses:30
ccess: 6
                LRU ->
                                     5, 4, 6, 9] <- MRU Replaced:- [Hits:65 Misses:30
          HTT
                        [3,
                                                      MRU Replaced:- [Hits:66 Misses:30
                                                7] <- MRU Replaced:- [Hits:67 Misses:30
ccess:
          HIT
                            2, 8,
                                     6, 9, 7, 0] <- MRU Replaced:3 [Hits:67 Misses:31
          MISS LRU ->
ccess: 0
                                            0, 6] <- MRU Replaced:- [Hits:68 Misses:31 6, 4] <- MRU Replaced:- [Hits:69 Misses:31
ccess: 4
          HIT
INALSTATS hits 69
                     misses 31
                                  hitrate 69.00
```

When the cache size was gradually raised, the hit-rate was 69 percent when the cache was 8. Considering OPT's hit-rate is 65%, cache size has to be 8 to improve performance dramatically and approach OPT.

```
Left
                                 1, 3, 5] <- Right Replaced:- [Hits:100 Misses:3
          MISS Left
                              1, 3, 5, 4] <- Right Replaced:7 [Hits:100 Misses:38
                Left
                          [2, 1, 3, 5, 4] <- Right Replaced:- [Hits:101 Misses:38
          HIT
ccess:
                              1, 3, 5, 4] <- Right Replaced:- [Hits:102 Misses:38
          HIT
                Left
                                          <- Right Replaced:2 [Hits:102 Misses:39
          MISS
                Left
                Left
                                    4, 0] <- Right Replaced:- [Hits:103 Misses:39
ccess: 3
          HIT
                                     4, 0] <- Right Replaced:- [Hits:104 Misses:39
ccess: 4
          HIT
                Left
                                    4, 0] <- Right Replaced:- [Hits:105 Misses:39
ccess: 1
          HIT
                Left
                                 5, 4, 0] <- Right Replaced:- [Hits:106 Misses:39
          HIT
                Left
                          [1, 3, 5, 4, 8] <- Right Replaced:0 [Hits:106 Misses:40
          MISS Left
                                 5, 4, 8] <- Right Replaced:- [Hits:107 Misses:40 5, 8, 2] <- Right Replaced:4 [Hits:107 Misses:41
          HIT
                Left
ccess:
                          [1,
          MISS
                Left
                                        6] <- Right Replaced:2 [Hits:107 Misses:42
          MISS
                Left
                          [1,
                                        6] <- Right Replaced:- [Hits:108 Misses:42
ccess: 8
          HIT
                Left
                      misses 42 hitrate 72.00
INALSTATS hits 108
```

OPT hit-rate is 72% when seed is 1 (the worst-case reference stream of MRU)

Case of MRU

```
8, 5] <- MRU Replaced:-
ccess:
          HIT
                                                                   [Hits:61 Misses:29
                       [4,
          HIT
                LRU ->
                                              9] <- MRU Replaced:- [Hits:62 Misses:29
                LRU -> [4, 0,
                                    2, 8, 9, 5] <- MRU Replaced:- [Hits:63 Misses:29
          HIT
          HIT
                LRU \rightarrow [0,
                                           5, 4] <- MRU Replaced:- [Hits:64 Misses:29
          MISS LRU ->
                                    9, 5, 4, 6] <- MRU Replaced:0 [Hits:64 Misses:30
ccess: 6
                       [3,
                           7, 2, 8, 5, 4, 6, 9] <- MRU Replaced:- [Hits:65 Misses:30
          HIT
                LRU ->
                       [3,
                           7, 2, 8, 5, 4, 6, 9] <- MRU Replaced:- [Hits:66 Misses:30
ccess: 9
          HIT
                LRU ->
                       [3,
                                              7] <- MRU Replaced:-
Access:
          HIT
                LRU ->
                       [3,
                                 5, 4, 6,
                                                                    [Hits:67 Misses:30
                                          7, 0] <- MRU Replaced:3 [Hits:67 Misses:31
          MISS
                       [2,
                              5, 4, 6, 9,
                                       7, 0, 6] <- MRU Replaced:-
                LRU ->
                                                                    [Hits:68 Misses:31
          HIT
                LRU -> [2, 8, 5, 9, 7, 0, 6, 4] <- MRU Replaced:- [Hits:69 Misses:31]
Access: 4
          HIT
FINALSTATS hits 69
                    misses 31 hitrate 69.00
```

When the cache size was gradually raised, the hit-rate was 69 percent when the cache was 8. Considering OPT's hit-rate is 72%, cache size has to be 8~9 to improve performance dramatically and approach OPT

- 3. Generate a random trace (use python or perl). How would you expect the different policies to perform on such a trace?
- 4. Now generate a trace with some locality. How can you generate such a trace? How does LRU perform on it? How much better than RAND is LRU? How does CLOCK do? How about CLOCK with different numbers of clock bits?
- 5. Use a program like valgrind to instrument a real application and generate a virtual page reference stream. For example, running valgrind --tool=lackey --trace-mem=yes ls will output a nearly-complete reference trace of every instruction and data reference made by the program ls. To make this useful for the simulator above, you'll have to first transform each virtual memory reference into a virtual page-number reference (done by masking off the offset and shifting the resulting bits downward). How big of a cache is needed for your application trace in order to satisfy a large fraction of requests? Plot a graph of its working set as the size of the cache increases.