



Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture - A brief comprehension

An In-Depth Analysis of the Paper and Its Key Findings

Agenda



- **01** Objective
- **02** Paper Concepts
- 03 Paper Analysis
- **04** Results
- 05 Critical Reflexion

Technische Fakultät

Objective



3/58

Goal

- Understanding the concepts of Wang & Lu (2022):
 "Flexible and Efficient QoS Provisioning in AXI4 Based Network-on-Chip Architecture"
- Critical reflection on their architecture and results

Questions

- What makes their architecture special?
- What alternative approaches exist in the literature?
 (only discussed in the paper)
- Is their architecture still state of the art?

Technische Fakultät 28. September 2025





Technische Fakultät 28. September 2025 4/58

Network-on-Chip (NoC) - 1



Definition

Communication backbone in modern SoCs (connects CPUs, memory, accelerators)

Motivation

- Shared buses became bottleneck with increasing number of cores
- Hierarchical buses & bus matrices improved things, but lacked scalability and flexibility

NoC idea

- Replace buses with a packet-based on-chip network, inspired by computer networks
- Provides scalability, parallelism, IP reuse and energy efficienc




Fig. 1 - Evolution of Interconnects [1]

Network-on-Chip (NoC) - 2



Key Components


- Routers: Switch and forward packages
- Links: Connecting routers
- Network Interfaces (NIs): Translate between IP cores and NoC packets

Advantages

scalable bandwidth, modular design, better performance

Challanges

more design effort, area/ power overhead, complex routing



NI Network interface

R Router

Fig. 2 - NoC Components [2]

AMBA & AXI Protocol



AMBA Evolution:

- AMBA 1/2: Basic buses
- AMBA 3: AXI3 out-of-order transactions
- AMBA 4: AXI4 family (AXI4, AXI4-Lite, AXI4-Stream)
- AMBA 5: Cache-coherent extensions

Advantages

- High bandwidth & scalability
- Flexible timing (decoupled address/ data)
- Fits diverse SoC needs

AXI4 Key Features:

- 5 independent channels (AW, W, B, AR, R)
- Separate read & write: parallelism & high troughput
- Burst transfers (fixed, incr, wrap)
- Multiple outstanding & out-of-order transactions
- Handshake protocol (VALID/ READY)




Fig. 3 - AXI Handshake (VALID before READY) [3]

Quality of Service (QoS)



Definition

Technique to manage & prioritize network traffic

Key Parameters

- Bandwidth/ Throughput: capacity vs. actual rate
- Latency: transmission delay
- Jitter: variation in packet arrival
- Packet loss: dropped data

How QoS works

- Classify & mark packets (by priority)
- Queuing & scheduling (priority queues)
- Bandwidth management

QoS Models

- Best Effort no guarantees
- IntServ strict guarantees (resource reservation)
- DiffServ scalable, widely used (class-based)





Technische Fakultät 28. September 2025 9/ 58

Overall Architecture



Goal

Provide flexible QoS for AXI4-based SoCs

Three QoS Classes

- LCS low latency, bursty traffic (CPU)
- GRS guranteed bandwidth, streaming traffic (GPU)
- URS best effort, fair resource sharing (I/O)

Main Components

- AXI Masters/ Slaves
- Network Interfaces (NIs) protocol conversion, QoS
- Dual Subnetworks: VC-based for LCS or URS and TDMbased for GRS




Fig. 4 - System Architecture [4]

Message Conversion & Network Interface



Why Message Conversion?

- Direct mapping (5 AXI channels → 5 packet formats) = inefficient
- Adopted approach: 4 unified packet types
 - Read request / Read response
 - Read request / Read response
- Packets carry QoS label (LCS/GRS/URS)

NI Roles

- direct packets to correct AXI channel / subnetwork
- Conversion: AXI4 ↔ NoC packets
- QoS inheritance: responses keep QoS class of request




Fig. 5 - Message Format Conversion [4]

Dual Subnetworks & Traffic Converter



VC Subnetwork (GRS, LCS)

- Supports different flow control schemes
- Goal: prioritize latency-sensitive LCS while maintaining fairness for URS

TDM Subnetwork (GRS)

- Static routing via precomputed time slots
- Guarantees bandwidth and predictable time slots

Traffic Converter Subnetwork (GRS)

- VC → TDM: offload LCS if VC congested
- VC → TDM: offload GRS if TDM congested
- Improves utilization, latency, throughput




Fig. 6 - Traffic Conversion Unit [4]





Results

Technische Fakultät 28. September 2025 13/58

Results

Key Findings & Conclusion



Key Findings

- High Throughput
 - VC: 12.3 Gb/s, TDM: 7.4 Gb/s \rightarrow ~19.7 Gb/s total
- Latency
 - LCS stays low with Individual Shared flow control
 - URS higher delay, but fairness maintained
- Resource Utilization
 - VC ports: 4.4% → 16.5% utilization before saturation
 - TDM slots: ~17% utilization
- Traffic Converter
 - VC→TDM: cuts LCS latency
 - TDM→VC: reduces GRS queuing delay
 - Up to ~94% performance improvement vs static Qo

Simulator Setup

- Custom Simulator (C++, BookSim2- & Gem5-based)
- 168 nodes, dual-subnetwork NoC (VC + TDM)
- Realistic traffic via two-level MMP generator

Conclusion

- Dual-subnetwork
- Adaptive conversion achieves scalable throughput, low LCS latency, and balanced QoS across traffic types

Critical Review



Contributions

- AXI4-compatible NoC with flexible QoS provisioning
- Dual-subnetwork design
- NI: AXI4 → packet conversion + QoS inheritance
- Adaptive load balancin: VC ↔ TDM Conversion

Strengths

- Integrates three QoS services in one unified framework
- Decouples AXI4 protocol details from NoC fabric
- Demonstrates tangible performance improvements

Limitations

- Hardware complexity: Dual subnetworks + traffic converter
- Synthetic traffic only: Limited validation with real workloads
- Adaptability: Rule-based switching; no runtime intelligence

Bibliography



- [1] B. A. Abderazek, Multicore Systems On-Chip: Practical Software/Hardware Design, 2nd ed. 2013, vol. 7.
- J. Hertz, Why SoCs Need NoCs: Network on Chip and the Future of Computing, in ALL ABOUT CIRCUITS, 25.07.2025, (https://www.allaboutcircuits.com/news/why-socs-need-nocs-network-on-chip-and-future-computing/) accessed 28.09.2025.
- [3] P. Holzinger, On-Chip Bussysteme und Perpherie (Schwerpunkt CPU Entwicklung) in CPU-Entwicklung mit VHDL, SoSe 2025, Slide 12.
- [4] B. Wang and Z. Lu, "Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Archtecture," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 5, pp. 1523–1536, May 2022.

Technische Fakultät 28. September 2025 16