







Test Tables

<p>Program Counter Circuit</p>	 <p>full adder used to increment program counter by 1</p> <p>D-flipflop connection for loading in address</p>
<p>Program Counter load turned on</p>	 <p>full adder used to increment program counter by 1</p> <p>D-flipflop connection for loading in address</p>
<p>Program counter Increment turned on</p>	<p>Clock Cycle 1:</p>




Clock Cycle 2:




New Data Entry
Load

start:





end:






New entry
Increment

Clock Cycle 1:




Clock Cycle 2:







Clock Cycle 3:





Pointer Counter
bounded at 16
(Load)




Clock Cycle 1:






Register File:


The circuit working



Inputting data into Write Data


Clock Cycle 1:






Turning on Write enable


Clock Cycle 1:








Inputting new data
into Write Data

Clock Cycle 1:






Read Register 1 is turned on:




Read Register 2 is turned on:








The diagram illustrates a 16-bit 2-to-1 multiplexer architecture. It features two 4-bit registers, Register A and Register B, each composed of four 1-bit registers (Rreg). The circuit is controlled by a 4-bit data bus (F) and a 1-bit control signal (CK). The output is a 16-bit data bus (F) which is split into two 8-bit outputs, RD1 and RD2. The circuit includes logic blocks for WE-WR, RR1-RR2, and 4-bit data to 1-bit*4 and 1-bit*4 to 4-bit conversions.






Clock Cycle 2(Register A - Write register not enabled):









IR Register - A / B Register







Clock Cycle 2:





	
Changing data	<p>Clock Cycle 1:</p>  
Reading through register	<p>Clock Cycle 1:</p>



Clearing register



Clock Cycle 1:






Max data that can be stored


Clock Cycle 1:




RAM Block:





Inputting data into A register





Clock Cycle 1:


































Decoder:


Circuit running




Opcode 0000




Opcode 0001




Opcode 0010




Opcode 0111




Opcode 1000




Opcode 1001




Opcode 1010




Opcode 1011



Opcode 1100



Opcode 1101



Opcode 1110

