#### **MAX77504**

## 14V Input, 3A High-Efficiency Buck Converter in WLP or QFN

#### **General Description**

The MAX77504 is a synchronous 3A step-down DC-DC converter optimized for portable 2-cell and 3-cell battery-operated applications. The converter operates on an input supply between 2.6V and 14V. Output voltage is adjustable between 0.6V and 6V with external feedback resistors. The device features a low-I<sub>Q</sub> SKIP mode that allows excellent efficiency at light loads. The MAX77504 can be sychronized by driving the FPWM pin with an external clock.

Dedicated enable, power-OK, and FPWM pins allow simple hardware control. The SEL input easily configures switching frequency, gain, and output active discharge option. Built-in undervoltage lockout (UVLO), output active discharge, cycle-by-cycle inductor current limit, thermal shutdown, and short-circuit protection ensure safe operation under abnormal operating conditions.

The MAX77504 is offered in a small 1.7mm x 1.7mm, 16-bump, 0.4mm pitch wafer-level package (WLP) or a 2.5mm x 2.5mm, 12-lead, 0.5mm pitch flip-chip QFN (FC2QFN).

### **Applications**


- 1- to 3-Cell Li+/Li-ion Battery-Powered Devices
- · Professional Radio, Handheld Computers
- Mirrorless Cameras, DSLR, and Notebook Computers
- Portable Scanners, POS Terminals, Printers
- Space-Constrained Portable Electronics

#### **Benefits and Features**

- 3A Single-Channel Buck Regulator
- 2.6V to 14V Input Voltage
- 0.6V to 6V Output Voltage Range
- 0.5MHz to 1.5MHz Fixed-Frequency Switching Options
- High Efficiency, Low I<sub>Q</sub> Extends Battery Life
  - 94% Peak Efficiency at 7.4V<sub>IN</sub>, 3.3V<sub>OUT</sub> (2520 Inductor)
  - 10µA I<sub>SUP</sub> (12V<sub>IN</sub>, 1.8V<sub>OUT</sub>)
  - OUT Powers V<sub>L</sub> Automatically (V<sub>OUT</sub> > 1.7V) for Low I<sub>O</sub>
- Enable Pin (EN) for Direct Hardware Control
- Extenal Clock Synchronization Is Available Through the FPWM/SYNC Pin
- Power-OK Output (POK) Monitors V<sub>OUT</sub> Quality (See Ordering Information)
- Protection Features
  - Cycle-by-Cycle Inductor Current Limit
  - Short-Circuit Hiccup Mode, UVLO, and Thermal Shutdown Protection
  - · Soft-Start
- FC2QFN or WLP Package Option
  - 2.5mm x 2.5mm (0.6mm max. height) 12-Lead FC2QFN, 0.5mm Pitch
  - 1.7mm x 1.7mm (0.7mm max. height) 16-Bump WLP, 0.4mm Pitch, 4 x 4 Array
- All WLP Package Bumps (Except POK) Routeable on a Non-HDI PCB

Ordering Information appears at end of data sheet.

# **Simplified Application Circuit**





#### **TABLE OF CONTENTS**

General Description	
Applications	1
Benefits and Features	1
Simplified Application Circuit	1
Absolute Maximum Ratings	6
Package Information	7
16 WLP	7
12 FC2QFN	8
Electrical Characteristics	9
Typical Operating Characteristics	12
Bump/Pin Configurations	17
16 WLP	17
12 FC2QFN	17
Bump/Pin Descriptions	18
Detailed Description	19
Buck Regulator Control Scheme	19
Mode Control (FPWM)	20
SKIP Mode	20
FPWM Mode	20
External Clock Synchronization (SYNC)	20
Buck Enable Control (EN)	21
V <sub>L</sub> Regulator	21
Soft-Start	21
Power-OK (POK) Output	21
Output Voltage Connection (OUT)	22
Configuration Selection Resistor (SEL)	22
Active Discharge Resistor	22
Short-Circuit Protection and Hiccup Mode	22
Thermal Shutdown	22
Applications Information	23
Buck Enable Options	23
Always-On	23
Hardware Control	23
FPWM/SYNC Clock Pulse Width Requirements	23
Design Procedure (Choosing R <sub>SEL</sub> )	24
Switching Frequency Selection	25
Example A (9V <sub>IN</sub> to 3.3V <sub>OUT</sub> )	25
Example B (12V <sub>IN</sub> to 1.8V <sub>OUT</sub> )	25

# TABLE OF CONTENTS (CONTINUED)

Gain Selection	. 26
SUP Capacitor Selection	. 26
Output Capacitor Selection	. 26
Inductor Selection	. 27
Setting the Output Voltage	. 28
PCB Layout Guidelines	. 30
Typical Application Circuits	. 32
Typical Application Circuits	. 32
0.6V Output, 0.75MHz	. 32
0.82V Output, 0.75MHz	. 32
1.0V Output, 0.75MHz	. 33
1.2V Output, 0.75MHz	. 33
1.8V Output, 1MHz	. 34
2.5V Output, 1.5MHz	. 34
3.3V Output, 1.5MHz	. 35
5V Output, 1.5MHz	. 35
6V Output, 1.5MHz	. 36
Ordering Information	. 36
Revision History	. 37

# MAX77504

# 14V Input, 3A High-Efficiency Buck Converter in WLP or QFN

LIST OF FIGURES	
Figure 1. Buck Control Scheme Diagram	
Figure 2. External Clock Synchronization Behavioral State Machine	21
Figure 3. Buck Enable Options	23
Figure 4. External Feedback Network	28
Figure 5. PCB Top-Metal and Component Layout Example (WLP Version)	30
Figure 6. PCB Top-Metal and Component Layout Example (FC2QFN Version)	31

# MAX77504

# 14V Input, 3A High-Efficiency Buck Converter in WLP or QFN

LIST OF TABLES	
Table 1. Buck Switching Frequency	20
Table 2. Resistor-Set Configuration Bits	24
Table 3. Configuration Selection Resistor (R <sub>SEL</sub> ) Lookup Table	24
Table 4. Inductor Value vs. Output Voltage	27
Table 5. Common Feedback Resistor Values	29
Table 6. Typical Application Circuit Reference	29

## **Absolute Maximum Ratings**

SUP to PGND0.3V to +16V	AGND to PGND0.3V to +0.3V
LX to PGND (DC)0.3V to +16V	OUT Short-Circuit DurationContinuous
EN to PGND0.3V to V <sub>SUP</sub> + 0.3V	LX Continuous Current (Note 1) 3.2A <sub>RMS</sub>
BST to LX0.3V to +2.2V	Continuous Power Dissipation (Multilayer Board, T <sub>A</sub> = +70°C)
V <sub>I</sub> to PGND0.3V to +2.2V	16 WLP (derate 17.26mW/°C above +70°C)1381mW
SEL to AGND0.3V to V <sub>L</sub> + 0.3V	12 FC2QFN (derate 14.23mW/°C above +70°C)1139mW
POK, FPWM/SYNC to PGND0.3V to $V_{MIN}(V_{SUP} + 0.3V, +6V)$	Operating Junction Temperature Range40°C to +125°C
OUT to AGND0.3V to +8V	Junction Temperature+150°C
FB to AGND0.3V to +6V	Soldering Temperature (reflow)+260°C


Note 1: LX has internal clamp diodes to PGND and SUP. Applications that forward bias these diodes should not exceed the ICs package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**


#### **16 WLP**

Package Code	W161L1+1
Outline Number	<u>21-100334</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ <sub>JA</sub> )	57.93°C/W



#### **12 FC2QFN**

Package Code	F122A2F+2			
Outline Number	<u>21-100406</u>			
Land Pattern Number	90-100140			
Thermal Resistance, Four-Layer Board:				
Junction to Ambient (θ <sub>JA</sub> )	70.23°C/W			



For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

 $(V_{SUP} = V_{EN} = 12V, V_{FPWM} = 0V \text{ (SKIP mode)}, V_L = 1.8V, T_A = T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ typical values are at } T_A = T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.)}$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
STEP-DOWN CONVERT	ER	•					,
SUP Valid Voltage Range	V <sub>SUP</sub>			2.6		14	V
SUP Undervoltage Lockout	V <sub>SUP-UVLO</sub>	V <sub>SUP</sub> rising		2.4	2.5	2.6	V
SUP Undervoltage Lockout Hysteresis					300		mV
SUP Shutdown Current	I <sub>SUP-SHDN</sub>	V <sub>EN</sub> = 0V (device dis +85°C	sabled), T <sub>J</sub> = -40°C to		1.2	3	μA
			$V_{OUT}$ = 1.2V, $R_{TOP}$ = 49.9kΩ, $R_{BOT}$ = 49.9kΩ		33		μА
Supply Current	I <sub>SUP</sub>	I <sub>LOAD</sub> = 0mA, SKIP mode	$V_{OUT}$ = 1.8V, $R_{TOP}$ = 46.4kΩ, $R_{BOT}$ = 23.2kΩ		12		
			$V_{OUT}$ = 3.3V, $R_{TOP}$ = 459kΩ, $R_{BOT}$ = 102kΩ		14		
		I <sub>LOAD</sub> = 0mA, FPWN	/I mode, no switching		1	1.5	mA
V <sub>L</sub> Regulator Voltage	VL	V <sub>SUP</sub> = 2.3V to 14V			1.8		V
V <sub>L</sub> Power Input Switch- Over Threshold	V <sub>SWO</sub>	V <sub>OUT</sub> rising, 100mV V <sub>L</sub> input switches fro above this threshold	hysteresis, POK = 1, m SUP to OUT	1.6	1.7	1.75	V
			V <sub>SUP</sub> = 12V, I <sub>LOAD</sub> = 250mA, T <sub>J</sub> = 25°C	0.594	0.6	0.606	
FB Voltage Accuracy	V <sub>FB</sub>	FPWM mode	V <sub>SUP</sub> = 2.6V to 14V, I <sub>LOAD</sub> = 0mA to 3A, T <sub>J</sub> = -40°C to +125°C	0.588	0.6	0.612	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 0.6V			0.02		μA
Total Startup Time	t <sub>TSU</sub>	Measured from EN rising edge to POK rising edge	SFT_STRT = 0 (1ms ramp)		1.25	1.5	ms
High-Side DMOS On- Resistance	R <sub>ON-HS</sub>	V <sub>L</sub> = 1.8V, I <sub>LX</sub> = 180	mA, V <sub>SUP</sub> = 4.5V		50	100	mΩ
Low-Side DMOS On- Resistance	R <sub>ON-LS</sub>	V <sub>L</sub> = 1.8V, I <sub>LX</sub> = 180mA, V <sub>SUP</sub> = 4.5V			27	54	mΩ
High-Side DMOS Peak Current Limit	I <sub>LX-PLIM</sub>			3.6	4	4.4	Α
Low-Side DMOS Valley Current Threshold	I <sub>LX-VALLEY</sub>	Output overloaded (V <sub>OUT</sub> < 67% of target), threshold below where on-times are allowed to start			2		А

## **Electrical Characteristics (continued)**

 $(V_{SUP} = V_{EN} = 12V, V_{FPWM} = 0V \text{ (SKIP mode)}, V_L = 1.8V, T_A = T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ typical values are at } T_A = T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.)}$ 

Low-Side DMOS Zero-   Crossing Threshold   Izx   SKIP mode   40	PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Crossing Threshold   Izx   SRIP mode   40	Minimum Current	I <sub>LX-PK-MIN</sub>				500		mA
Negative Current Limit   Threshold   Neg   mFPWM Mode   -1.5		I <sub>ZX</sub>	SKIP mode			40		mA
Maximum Duty Cycle   D <sub>MAX</sub>   On-times extend for 16 clocks before LX drives low for 200ns to refresh C <sub>BST</sub>	Negative Current Limit	I <sub>NEG</sub>	mFPWM Mode			-1.5		А
Switching Frequency   F <sub>SW</sub>	Maximum Duty Cycle	D <sub>MAX</sub>	on-times extend for	16 clocks before LX		99		%
Switching Frequency   FsW   -40°C to +85°C   FSW[1:0] = 0b10   0.95   1   1.05   MInimum Switching Frequency   FsW-MIN   SKIP mode   1.2   1.43   1.7   KH   Soft-Short Output Voltage Monitor Threshold   VoUT   Switching stopped because output voltage Monitor Threshold   VoUT   Switching stopped because output voltage has fallen to less than 67% of target and 15 LX cycles ended by current limit; time before converter attempts to soft-start again   Active Discharge Rad   Between OUT and PGND, buck output disabled, ADEN = 1   100   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω				FSW[1:0] = 0b00	0.475	0.5	0.525	
Minimum Switching   FSW-MIN   SKIP mode   FSW[1:0] = 0b11   1.425   1.5   1.575	Cuitabina Fraguenay	£	FPWM mode, T <sub>J</sub> =	FSW[1:0] = 0b01	0.7125	0.75	0.7875	NAL 1-
Minimum Switching Frequency   Fsw-Min   SKIP mode   1.2   1.43   1.7   kH	Switching Frequency	īSW		FSW[1:0] = 0b10	0.95	1	1.05	MHZ
Frequency   FSW-MIN   SNIP flidde   1.2   1.43   1.7   Km				FSW[1:0] = 0b11	1.425	1.5	1.575	
Voltage Monitor Threshold       VOUT-OVRLD       Expressed as a percentage of target VOUT       66.7       %         Output-Overloaded Retry Timer       tRETRY       Switching stopped because output voltage has fallen to less than 67% of target and 15 LX cycles ended by current limit; time before converter attempts to soft-start again       15       ms         Active Discharge Resistor       RAD       Between OUT and PGND, buck output disabled, ADEN = 1       100       Ω         POWER-OK OUTPUT (POK)       VPOK_RISE       VOUT rising, expressed as a percentage of VOUT-REG       90       92       94       %         POK Threshold       VPOK_FALL       VOUT falling, expressed as a percentage of VOUT-REG       88       90       92       94         POK Debounce Timer       tpOK-DB       VOUT rising or falling       12       µs         POK Leakage Current       IpOK       POK = high (high impedance), VPOK = 5V, TA = 25°C       1       µs         POK Low Voltage       VPOK       POK = low, sinking 1mA       0.4       V         EN Logic-High Threshold       VEN_HI       1.1       V		F <sub>SW-MIN</sub>	SKIP mode		1.2	1.43	1.7	kHz
Output-Overloaded Retry Timer     tRETRY     voltage has fallen to less than 67% of target and 15 LX cycles ended by current limit; time before converter attempts to soft-start again     15     ms       Active Discharge Resistor     RAD     Between OUT and PGND, buck output disabled, ADEN = 1     100     Ω       POWER-OK OUTPUT (POK)       POK Threshold     VPOK_RISE     VOUT rising, expressed as a percentage of VOUT-REG     90     92     94       VPOK_FALL     VOOT falling, expressed as a percentage of VOUT-REG     88     90     92       POK Debounce Timer     tPOK-DB     VOUT rising or falling     12     μs       POK Leakage Current     IPOK     POK = high (high impedance), VPOK = 5V, TA = 25°C     1     μs       POK Low Voltage     VPOK     POK = low, sinking 1mA     0.4     V       ENABLE INPUT (EN)       EN Logic-High Threshold     VEN_HI     1.1     V	Voltage Monitor	V <sub>OUT-OVRLD</sub>				66.7		%
Resistor   RAD   disabled, ADEN = 1   100   101		<sup>t</sup> RETRY	voltage has fallen to less than 67% of target and 15 LX cycles ended by current limit; time before converter attempts to			15		ms
POK Threshold         V <sub>POK_RISE</sub> V <sub>OUT</sub> rising, expressed as a percentage of V <sub>OUT-REG</sub> 90         92         94         %           VPOK_FALL         V <sub>POK_FALL</sub> V <sub>OUT</sub> falling, expressed as a percentage of V <sub>OUT-REG</sub> 88         90         92           POK Debounce Timer         t <sub>POK_DB</sub> V <sub>OUT</sub> rising or falling         12         με           POK Leakage Current         l <sub>POK</sub> POK = high (high impedance), V <sub>POK</sub> = 5V, T <sub>A</sub> = 25°C         1         με           POK Low Voltage         V <sub>POK</sub> POK = low, sinking 1mA         0.4         V           ENABLE INPUT (EN)         V <sub>EN_HI</sub> 1.1         V		R <sub>AD</sub>	Between OUT and PGND, buck output			100		Ω
VPOK_RISE         of VOUT-REG         90         92         94         96         92         94         96         92         94         96         96         97         96         97         96         97         96         97         96         96         97         96         97         96         97         96         97         96         97         96         97         96         97	POWER-OK OUTPUT (PO	OK)						
POK Debounce Timer to the poking point of Vouting Poking point of Vouting point point of Vouting point poi	DOK Throshold	V <sub>POK_RISE</sub>		sed as a percentage	90	92	94	0/
POK Leakage Current  IPOK  POK = high (high impedance), VPOK = 5V, TA = 25°C  POK Low Voltage  VPOK  POK = low, sinking 1mA  0.4  VENABLE INPUT (EN)  EN Logic-High Threshold  VEN_HI	r OK Tilleshold	V <sub>POK_FALL</sub>		sed as a percentage	88	90	92	70
POK Leakage Current	POK Debounce Timer	t <sub>POK-DB</sub>	V <sub>OUT</sub> rising or falling	J		12		μs
EN Logic-High Threshold         VEN_HI         1.1         V	POK Leakage Current	I <sub>POK</sub>					1	μA
ENABLE INPUT (EN)           EN Logic-High Threshold         VEN_HI         1.1         V	POK Low Voltage	V <sub>POK</sub>	POK = low, sinking 1mA				0.4	V
Threshold VEN_HI	ENABLE INPUT (EN)							
ENLIQUIS Law Threshold V		V <sub>EN_HI</sub>			1.1			V
EN LOGIC-LOW THIRESHOID VEN_LO 0.4 V	EN Logic-Low Threshold	V <sub>EN_LO</sub>					0.4	V
	EN Leakage Current	<del>_</del>	V <sub>EN</sub> = V <sub>SUP</sub> = 14V			0.1	1	μA

### **Electrical Characteristics (continued)**

 $(V_{SUP} = V_{EN} = 12V, V_{FPWM} = 0V \text{ (SKIP mode)}, V_L = 1.8V, T_A = T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ typical values are at } T_A = T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.)}$ 


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FPWM/SYNC	•			•			
FPWM/SYNC Logic- High Threshold	V <sub>FPWM_HI</sub>			1.1			\ \
FPWM/SYNC Logic-Low Threshold	V <sub>FPWM_LO</sub>					0.4	V
Valid Synchronization Range (Note 3)  FSYNC-VALID	FSYNC-VALID	(0.5MHz) FSW[1:0] = 0b0 (0.75MHz) +85°C FSW[1:0] = 0b1 (1.0MHz)	FSW[1:0] = 0b00 (0.5MHz)	0.394		0.690	- MHz
			FSW[1:0] = 0b01 (0.75MHz)	0.526		0.920	
			FSW[1:0] = 0b10 (1.0MHz)	0.789		1.38	
			FSW[1:0] = 0b11 (1.5MHz)	1.05		1.84	
THERMAL PROTECTION	l			•			
Thermal Shutdown	T <sub>SHDN</sub>	Junction tempera	ture rising		+165		°C
Thermal Shutdown Hysteresis					+15		°C

Note 2: The MAX77504 is tested under pulsed load conditions such that  $T_A \approx T_J$ . Min/Max limits are 100% production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design and characterization using statistical quality control methods. Note that the maximum ambient temperature consistent with this specification is determined by specific operating conditions, board layout, rated package thermal impedance, and other environmental factors.

**Note 3:** Synchronization specifications are only valid for product variants that include the feature. See the <u>Ordering Information</u> table to find the availability of synchronization for each orderable part number.


## **Typical Operating Characteristics**

 $(V_{SUP} = 7.4V, V_{OUT} = 3.3V, FPWM = 0, I_{LX-PLIM} = 4A, T_A = +25^{\circ}C$ , unless otherwise noted. See the <u>Typical Application Circuits</u> section for each  $V_{OUT}$  configuration.)




#### **Typical Operating Characteristics (continued)**

 $(V_{SUP} = 7.4V, V_{OUT} = 3.3V, FPWM = 0, I_{LX-PLIM} = 4A, T_A = +25^{\circ}C$ , unless otherwise noted. See the <u>Typical Application Circuits</u> section for each  $V_{OUT}$  configuration.)




## **Typical Operating Characteristics (continued)**

 $(V_{SUP} = 7.4V, V_{OUT} = 3.3V, FPWM = 0, I_{LX-PLIM} = 4A, T_A = +25^{\circ}C$ , unless otherwise noted. See the <u>Typical Application Circuits</u> section for each  $V_{OUT}$  configuration.)




## **Typical Operating Characteristics (continued)**


 $(V_{SUP} = 7.4V, V_{OUT} = 3.3V, FPWM = 0, I_{LX-PLIM} = 4A, T_A = +25^{\circ}C, unless otherwise noted. See the <u>Typical Application Circuits</u> section for each <math>V_{OUT}$  configuration.)



## **Typical Operating Characteristics (continued)**


 $(V_{SUP} = 7.4V, V_{OUT} = 3.3V, FPWM = 0, I_{LX-PLIM} = 4A, T_A = +25^{\circ}C$ , unless otherwise noted. See the <u>Typical Application Circuits</u> section for each  $V_{OUT}$  configuration.)






## **Bump/Pin Configurations**

#### **16 WLP**



#### **12 FC2QFN**



# **Bump/Pin Descriptions**

Р	PIN	FUNCTION	
16 WLP	12 FC2QFN	NAME	FUNCTION
A1	1	BST	High-Side FET Driver Supply. Connect a 0.22µF ceramic capacitor between BST and LX.
A2, B2	12	SUP	Buck Supply Input. Bypass to PGND with a 10µF ceramic capacitor as close to the IC as possible.
A3, B3	11	LX	Switching Node. LX is high-impedance when the converter is disabled.
A4, B4	10	PGND	Power Ground. Connect to AGND on the PCB.
C3, D3	7	AGND	Quiet Ground. Connect to PGND on the PCB.
C2	4	POK	Open-Drain, Power-OK Output. An external pullup resistor ( $10k\Omega$ to $100k\Omega$ ) is required to use this pin. Leave this pin unconnected if unused.
D2	6	VL	Low-Voltage Internal IC Supply Output. Powered from SUP or OUT depending on V <sub>OUT</sub> . Bypass to AGND with a 2.2µF ceramic capacitor. Do not load this pin externally.
D4	8	FB	Feedback Sense Input. Connect a resistor voltage divider between the converter's output and AGND to set the output voltage. Do not route FB close to sources of EMI or noise.
B1	2	EN	Enable Input. Drive EN above V <sub>EN_HI</sub> to enable the buck output. Drive EN to PGND to disable. EN is compatible with the SUP voltage domain.
C1	3	FPWM/SYNC	Buck Mode Control and External Clock Synchronization Input. Drive FPWM/SYNC above V <sub>FPWM_HI</sub> to enable forced-PWM mode. Connect to ground to enable SKIP mode. See the <i>Mode Control (FPWM)</i> section for more information.  Provide an external clock signal with a frequency inside the valid range (f <sub>SYNC-VALID</sub> ) to enable externally synchronized forced-PWM mode while the buck is enabled. See the <i>External Clock Synchronization (SYNC)</i> section for more information.  Not all MAX77504 versions include the synchronization feature. Consult the <i>Ordering Information</i> .
C4	9	OUT	Output Voltage Sense Input. Connect to the buck output capacitor. Do not connect anywhere else.
D1	5	SEL	Configuration Selection Input. Connect a ±1% selection resistor (R <sub>SEL</sub> ) between SEL and AGND to configure MAX77504 options. See the <u>Configuration Selection Resistor (SEL</u> ) section for more information.

#### **Detailed Description**

The MAX77504 is a small, high-efficiency 3A step-down (buck) DC-DC converter. The step-down converter uses synchronous rectification and internal current-mode compensation. The buck operates on a supply voltage between 2.6V and 14V. Output voltage is set by external feedback resistors between 0.6V and 6V. The buck utilizes an ultra-low quiescent current ( $I_Q$ ) SKIP mode (10µA typ for 1.8V<sub>OUT</sub>) that maintains very high efficiency at light loads.

#### **Buck Regulator Control Scheme**

The step-down converter uses a PWM peak current-mode control scheme with a high-gain architecture. Peak current-mode control provides precise control of the inductor current on a cycle-by-cycle basis and inherent compensation for supply voltage variation.

On-times (MOSFET Q1 on) are started by a fixed-frequency clock and terminated by a PWM comparator. See <u>Figure 1</u>. When an on-time ends (starting an off-time) current conducts through the low-side MOSFET (Q2 on). Shoot-through current from SUP to PGND is avoided by introducing a brief period of dead time between switching events when neither MOSFET is on. The inductor current is conducted through Q2's intrinsic body diode during dead time.

The PWM comparator regulates V<sub>OUT</sub> by controlling duty cycle. The negative input of the PWM comparator is a voltage proportional to the actual output voltage error. The positive input is the sum of the current-sense signal through MOSFET Q1 and a slope-compensation ramp. The PWM comparator ends an on-time when the error voltage becomes less than the slope-compensated current-sense signal. On-times begin again due to a fixed-frequency clock pulse. The controller's compensation components and current-sense circuits are integrated. This reduces the risk of routing sensitive control signals on the PCB.

A high-gain architecture is present in the controller design. The feedback uses an integrator to eliminate steady-state output voltage error while the converter is conducting heavy loads. See the <u>Typical Operating Characteristics</u> sections for information about the converter's typical voltage regulation behavior versus load.




Figure 1. Buck Control Scheme Diagram

#### **Mode Control (FPWM)**

FPWM is an active-high digital input that controls the buck converter's mode. Raise FPWM above V<sub>FPWM\_HI</sub> to enable forced-PWM (FPWM) mode. Lower FPWM to AGND to enable SKIP mode. Always drive this pin to prevent mode chatter.

Some MAX77504 versions use the FPWM input for external clock synchronization (FPWM/SYNC). See the <u>Ordering Information</u> to find which MAX77504 part numbers include the synchronization feature. See the <u>External Clock Synchronization (SYNC)</u> section of the data sheet for a functional description of this feature.

#### **SKIP Mode**

SKIP mode causes discontinuous inductor current at light loads by forcing the low-side MOSFET (Q2) off if inductor current falls below  $I_{ZX}$  (40mA typ) during an off-time. This prevents inductor current from sourcing back to the input (SUP) and enables high-efficiency by reducing the total number of switching cycles required to regulate the output voltage.

When the load is very light and the output voltage is in regulation, then the converter automatically transitions to standby mode. In this mode, the LX node is high-impedance and the converter's internal circuit blocks are deactivated to reduce  $I_Q$  consumption. Output voltage typically rests 2.5% above the regulation target in standby mode. A low-power comparator monitors the output voltage during standby. The converter reactivates and starts switching again when  $V_{OUT}$  drops below 102% of regulation target. Inductor current ramps to at least  $I_{LX-PK-MIN}$  (500mA typ) upon every switching cycle.

#### **FPWM Mode**

The low-side MOSFET (Q2) current-limit threshold is  $I_{NEG}$  (-1.5A typ) in FPWM mode, which allows the converter to switch at constant frequency at light loads. The buck has the best possible load-transient response in this mode at the cost of higher  $I_Q$  consumption. Use FPWM for applications that do not require low- $I_Q$  and/or when heavy load transients are expected. Switching frequency is fixed by an internal oscillator in FPWM mode. See <u>Table 1</u>.

**Table 1. Buck Switching Frequency** 

FSW[1:0]	SWITCHING FREQUENCY (f <sub>SW</sub> ) (MHz)	
00	0.5	
01	0.75	
10	1.0	
11	1.5	

A configuration resistor between SEL and AGND programs FSW[1:0]. See the <u>Configuration Selection Register (SEL)</u> section and <u>Table 2</u>.

#### **External Clock Synchronization (SYNC)**

Select MAX77504 versions use the FPWM/SYNC input for external clock synchronization. See the <u>Ordering Information</u> to find which MAX77504 part numbers include the synchronization feature.

Provide an external clock signal to FPWM/SYNC with a frequency inside the valid range ( $f_{SYNC-VALID}$ ) to enable externally synchronized forced-PWM (FPWM) mode. The valid lockable range shifts depending on the chosen internal switching frequency (FSW[1:0] programmed by  $R_{SEL}$ ). See the FPWM/SYNC section of the <u>Electrical Characteristics</u> table for the guaranteed valid lock ranges versus FSW[1:0] choice. External synchronization can only happen after the converter enables, soft-start finishes, and the external signal's frequency is valid.

An internal digital state machine (drawn in Figure 2) evaluates the external clock frequency on a cycle-by-cycle basis to determine if the signal's frequency is within the valid range. If the logic detects 16 consecutive cycles within the valid range then the buck immediately synchronizes the beginning of the next on-time with the rising edge of the external clock on FPWM/SYNC. The converter maintains on-time synchronization as long as each subsequent external clock cycle remains within the valid range. If the logic detects a single invalid external clock cycle (a rising edge that comes too fast or too slow), then the converter immediately reverts back to its internal oscillator (FSW[1:0] programmed by R<sub>SEL</sub>). The converter returns to SKIP mode when FPWM/SYNC asserts low for the debounce time, t<sub>DB-SKIP</sub> (5µs typ).




Figure 2. External Clock Synchronization Behavioral State Machine

Applications using the external synchronization function must consider minimum on-time restrictions when providing the external clock. The <u>Switching Frequency Selection</u> section details these restrictions. Minimum on-time restrictions are valid regardless of whether the switching frequency is controlled with an internal or external clock.

#### **Buck Enable Control (EN)**

Raise the EN pin voltage above V<sub>EN HI</sub> (or tie to SUP) to enable the buck output. Lower EN to PGND to disable.

#### V<sub>L</sub> Regulator

An integrated 1.8V linear regulator (V<sub>L</sub>) provides power to low-voltage internal circuit blocks and switching FET gate drivers.

SUP powers  $V_L$  when  $V_{OUT}$  is set less than the switch-over threshold ( $V_{SWO}$ , 1.7V typical). If  $V_{OUT} > V_{SWO}$ , then the  $V_L$  regulator power input switches from SUP to OUT after the buck soft-start ramp finishes and POK = 1. Switching  $V_L$ 's input to OUT utilizes the buck's high-efficiency to power the linear regulator (as opposed to SUP) and improves the device's total power efficiency.

Do not load  $V_L$  externally. The  $V_L$  regulator activates whenever EN is high. Connect a 2.2 $\mu$ F ceramic capacitor from  $V_L$  to ground on the PCB.

#### **Soft-Start**

The device has an internal soft-start timer ( $t_{SS}$ ) that controls the ramp time of the output as the converter is starting. Soft-start limits inrush current during buck startup. The converter soft-starts every time the buck enables, exits a UVLO condition, and/or retries from an overcurrent (hiccup) or overtemperature condition. 1ms ramp time is available and only programmable at the factory.

#### Power-OK (POK) Output

The device features an active-high, open-drain POK output to monitor the output voltage. POK requires an external pullup resistor (typically  $10k\Omega$  to  $100k\Omega$ ). POK goes high (high-impedance) after the buck converter output increases above 92% ( $V_{POK\_RISE}$ ) of the target regulation voltage and the soft-start ramp is done. POK goes low when the output drops below 90% ( $V_{POK\_RISE}$ ) of target or when the buck is disabled.

#### **Output Voltage Connection (OUT)**

OUT is an analog power input used to sense the buck's output voltage and optionally power the dedicated internal  $V_L$  regulator.

- The buck adjusts its own internal compensation ramp based on V<sub>OUT</sub>.
- The V<sub>L</sub> regulator's power input switches to OUT when V<sub>OUT</sub> > V<sub>SWO</sub>. See the <u>V<sub>L</sub> Regulator</u> section.
- The active discharge resistor (R<sub>AD</sub>) discharges the buck's output through the OUT pin when the buck is disabled and ADEN = 1. See the <u>Active Discharge Resistor</u> section.

Connect OUT to the buck converter's nearest output capacitor. Do not connect OUT anywhere else. See the <u>PCB Layout Guidelines</u> section for a layout example.

#### **Configuration Selection Resistor (SEL)**

Connect a  $\pm 1\%$  tolerance (or better) configuration selection resistor (R<sub>SEL</sub>) between SEL and AGND to configure five bits of options decoded in <u>Table 2</u>. See the <u>Design Procedure (Choosing R<sub>SEL</sub>)</u> section for the procedure to select the best configuration options for the buck converter's intended application.

The device evaluates the resistance between SEL and AGND whenever SUP is valid and EN transitions from logic 0 to 1. The decoded value of R<sub>SEL</sub> latches until the next EN rising edge.

#### **Active Discharge Resistor**

The device integrates a  $100\Omega$  active discharge resistor (R<sub>AD</sub>) between OUT and PGND that discharges the output capacitor when the buck is disabled. This function is enabled/disabled using the ADEN bit. Use a configuration resistor between SEL and AGND to program ADEN. See Table 2.

R<sub>AD</sub> discharges the output capacitor for 15ms when ADEN = 1 and the buck is disabled. The OUT pin returns to a high-impedance state after this time.

#### **Short-Circuit Protection and Hiccup Mode**

The device has fault protection designed to protect itself from abnormal conditions. If the output is overloaded, cycle-by-cycle current limit prevents inductor current from increasing beyond  $I_{LX-PLIM}$ .

The buck stops switching if  $V_{OUT}$  falls to less than 67% of target and 15 consecutive on-times are ended by current limit. After switching stops, the buck waits for  $t_{RETRY}$  before attempting to soft-start again (hiccup mode). While  $V_{OUT}$  is less than 67% of target, the converter prevents new on-times if the inductor current has not fallen below  $I_{LX-VALLEY}$ . This prevents inductor current from increasing uncontrollably due to the short-circuited output.

#### **Thermal Shutdown**

The device has an internal thermal protection circuit that monitors die temperature. The temperature monitor disables the buck if the die temperature exceeds T<sub>SHDN</sub> (165°C typ). The buck soft-starts again after the die temperature cools by approximately 15°C.

#### **Applications Information**

#### **Buck Enable Options**

The MAX77504 offers two control options using the EN pin. See Figure 3 for suggested methods of controlling the buck converter.




Figure 3. Buck Enable Options

#### Always-On

Strap the EN pin to SUP to configure the device in an always-on configuration. See <u>Figure 3</u> (left). The buck converter activates whenever  $V_{SUP}$  is valid and  $T_J < T_{SHDN}$ .

#### **Hardware Control**

Drive the EN pin externally to control the buck. See <u>Figure 3</u> (right). The buck converter activates whenever  $V_{EN} > V_{EN HI}$  (1.1V min),  $T_J < T_{SHDN}$ , and  $V_{SUP}$  is valid.

#### **FPWM/SYNC Clock Pulse Width Requirements**

Applications using an external clock should choose a clock with close to 50% duty cycle. Keep clock duty cycles within  $\pm 25\%$  of the clock period. For example, if the input clock has a period of  $1\mu$ s (i.e., 1MHz), a 50% duty cycle has a 500ns pulse width and the clock should not exceed  $\pm 250ns$  away from this. Valid on times in this specific case include 250ns to 750ns within the  $1\mu$ s period.

#### Design Procedure (Choosing R<sub>SEL</sub>)

The configuration selection resistor (RSEL) sets five bits of configuration options decoded in <u>Table 2</u>. Choose RSEL[4:0] carefully by following the procedure outlined in this section. See the <u>Typical Application Circuits</u> section for a list of known good RSEL choices for common applications. <u>Contact Maxim</u> for help or questions with this procedure.

**Table 2. Resistor-Set Configuration Bits** 

RSEL[4:0]		NAME	DESCRIPTION	DECODE
MSB	Bit 4			00 = 0.5MHz
	Bit 3	FSW[1:0]	Lower f <sub>SW</sub> requires more C <sub>OUT</sub> to maintain stability.	01 = 0.75MHz 10 = 1.0MHz 11 = 1.5MHz
	Bit 2	GAIN[1:0]	Mid-band Gain Control. Sets R <sub>COMP</sub> .	00 = 75kΩ
	Bit 1			01 = 100kΩ 10 = 150kΩ 11 = 200kΩ
LSB	Bit 0	ADEN	Active discharge resistor enable.	0 = Disabled 1 = Enabled
Program these bits by choosing a configuration selection resistor (R <sub>SEL</sub> ) with a tolerance of ±1% or better using lookup <u>Table 3</u> .				

Follow the design procedure to determine RSEL[4:0]. Use <u>Table 3</u> to choose the corresponding R<sub>SEL</sub> value.

Table 3. Configuration Selection Resistor (R<sub>SEL</sub>) Lookup Table

$R_{SEL}\left(\Omega\right) oRSEL[4:0]$			
95.3 $\Omega$ or SHORT → 0x00	$1620\Omega \rightarrow 0x0B$	$30900\Omega \rightarrow 0x16$	
$200\Omega \rightarrow 0x01$	1870Ω → 0x0C	$36500\Omega \rightarrow 0x17$	
$309\Omega \rightarrow 0x02$	$2150\Omega \rightarrow 0x0D$	$42200\Omega \rightarrow 0x18$	
$422\Omega \rightarrow 0x03$	$2490\Omega \rightarrow 0x0E$	$48700\Omega \rightarrow 0x19$	
$536\Omega \rightarrow 0x04$	$2870\Omega \rightarrow 0x0F$	$56200\Omega \rightarrow 0x1A$	
$649\Omega \rightarrow 0x05$	$3740\Omega \rightarrow 0x10$	64900Ω → 0x1B	
$768\Omega \rightarrow 0x06$	$8060\Omega \rightarrow 0x11$	75000Ω → 0x1C	
$909\Omega \rightarrow 0x07$	$12400\Omega \rightarrow 0x12$	86600Ω → 0x1D	
$1050\Omega \rightarrow 0x08$	$16900\Omega \rightarrow 0x13$	$100000\Omega \rightarrow 0x1E$	
$1210\Omega \rightarrow 0x09$	$21500\Omega \rightarrow 0x14$	115000 $\Omega$ or OPEN $\rightarrow$ 0x1F	
1400Ω → 0x0A	$26100\Omega \rightarrow 0x15$		

For example, choose a  $30.9k\Omega$  (±1% TOL) resistor to program RSEL[4:0] to 0x16. 0x16 (0b10110) decodes with the following configuration:

- FSW[1:0] = 0b10 (1MHz switching frequency)
- GAIN[1:0] = 0b11 (200k $\Omega$  R<sub>COMP</sub>)
- ADEN = 0b0 (active discharge disabled)

<u>Table 3</u> indicates that a 30.9k $\Omega$  selection resistor selects code 0b10110 (0x16).

The device evaluates  $R_{SEL}$  whenever SUP is valid and EN transitions from logic 0 to 1. The decoded value of  $R_{SEL}$  is latched until the next EN rising edge.

#### **Switching Frequency Selection**

See the <u>Typical Application Circuits</u> section of the data sheet for a list of known good switching frequency choices for common output voltages.

Program the converter's switching frequency ( $f_{SW}$ ) using the external selection resistor ( $R_{SEL}$ ) to set the bits in FSW[1:0]. See Table 2, bits 3 and 4.

The converter's minimum on-time ( $t_{ON-MIN}$ ) limits the maximum  $f_{SW}$  choice. The required on-time ( $t_{ON(REQ)}$ ) to regulate a desired output voltage must be greater than the converter's minimum on-time to ensure stable operation.

$$t_{ON(REQ)} \ge t_{ON-MIN}$$

Large step-down ratios (high  $V_{IN}$ , low  $V_{OUT}$ ) result in low duty cycles and require short on-times. High  $F_{SW}$  (short switching period) results in shorter on-times compared to lower  $F_{SW}$  (long switching period). Generally, fast switching frequency converters are desired due to their low output voltage ripple, small external component size, and high closed-loop bandwidth.

Determine the application's target output voltage ( $V_{OUT}$ ) and maximum expected input voltage ( $V_{IN(MAX)}$ ). Start with the highest  $F_{SW}$  option (1.575MHz with tolerance) and compute the on-time required for stable operation ( $t_{ON(REQ)}$ ) using Equation 1.

#### **Equation 1:**

$$t_{ON(REQ)} = \frac{V_{OUT}}{V_{IN(MAX)} * F_{SW}}$$

Compare  $t_{ON(REQ)}$  with  $t_{ON-MIN}$  (100ns max). If  $t_{ON(REQ)}$  is less than 100ns, then reduce the  $F_{SW}$  to the next slowest option and recompute. Always consider  $f_{SW}$  with tolerance using the guaranteed upper limit. See the <u>Electrical Characteristics</u> table for more information.

If the slowest  $f_{SW}$  choice (525kHz with tolerance) results in a required on-time that is less than  $t_{ON-MIN}$ , then reduce the application's maximum expected input voltage using external methods.

#### Example A (9V<sub>IN</sub> to 3.3V<sub>OUT</sub>)

Choose f<sub>SW</sub> for a 3.3V power supply operating from a 2s Li+ battery stack (9V max).

- Target V<sub>OUT</sub> = 3.3V
- V<sub>IN(MAX)</sub> = 9V

Try the highest switching frequency first (1.5MHz typ, 1.575MHz max). Use Equation 1 to compute required on-time  $(t_{ON(REQ)})$ :

$$t_{ON(REQ)} = \frac{3.3V}{9V \times 1.575MHz} = 232.8$$
ns (OK)

The choice of 1.5MHz typical switching frequency is OK because  $t_{ON(REQ)}$  is greater than the upper limit of  $t_{ON-MIN}$  (100ns max).

#### Example B (12V<sub>IN</sub> to 1.8V<sub>OUT</sub>)

Choose f<sub>SW</sub> for a 1.8V power supply operating from a 12V (±5%) supply rail.

- Target V<sub>OUT</sub> = 1.8V
- V<sub>IN(MAX)</sub> = 12V + 5% = 12.6V

Try the highest switching frequency first (1.5MHz typ, 1.575MHz max). Use Equation 1 to compute required on-time  $(t_{ON(REQ)})$ :

$$t_{ON(REQ)} = \frac{1.8V}{12.6V \times 1.575MHz} = 90.7ns \text{ (not OK)}$$

The choice of 1.5MHz typical switching frequency is not OK because  $t_{ON(REQ)}$  is shorter than the upper limit of  $t_{ON-MIN}$  (100ns). Choose the next slowest  $f_{SW}$  (1MHz typ, 1.05MHz max) and recompute Equation 1.

$$t_{ON(REQ)} = \frac{1.8V}{12.6V \times 1.05MHz} = 136.1ns (OK)$$

The choice of 1MHz typical switching frequency is OK because t<sub>ON(REO)</sub> is greater than 100ns.

#### **Gain Selection**

See the <u>Typical Application Circuits</u> section of the data sheet for a list of known good gain choices for common output voltages and C<sub>OUT</sub> values.

Program the converter's mid-band gain by changing  $R_{COMP}$  using the GAIN[1:0] bitfield. Program GAIN[1:0] using the external selection resistor ( $R_{SFI}$ ). See <u>Table 2</u>, bits 1 and 2.

The converter's mid-band gain is limited by the switching frequency ( $f_{SW}$ ) choice and effective output capacitance ( $C_{OUT}$ ) requirement. High gain (large  $R_{COMP}$ ) results in better transient performance but requires additional  $C_{OUT}$  for stability. Low gain (small  $R_{COMP}$ ) requires less  $C_{OUT}$  at the expense of transient performance. Generally, converters with higher gain are desired due to their fast transient response and high  $V_{OUT}$  regulation quality versus disturbances.

The choice of R<sub>COMP</sub> and C<sub>OUT</sub> must not allow the closed-loop unity-gain bandwidth (f<sub>BW</sub>) of the converter to exceed 20% of the switching frequency.

$$f_{\text{BW}} \le 0.2 \times f_{\text{SW}}$$

#### **SUP Capacitor Selection**

Choose the input capacitor ( $C_{SUP}$ ) to be a  $10\mu F$  nominal ceramic decoupling capacitor and place it as close to the SUP pin as possible. Larger values improve the decoupling of the buck converter, but increase inrush current from the voltage supply when connected.  $C_{SUP}$  reduces the current peaks drawn from the input power source during buck operation and reduces switching noise in the system. The ESR/ESL of  $C_{SUP}$  and its series PCB trace should be very low. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet. Refer to Application Note 5527: <u>Temperature and Voltage Variation of Ceramic Capacitors</u>, or <u>Why Your 4.7µF Capacitor Becomes a 0.33µF Capacitor</u> for more information.

#### **Output Capacitor Selection**

Choose an output capacitance (COUT) based on the transient performance requirements with a minimum of 8µF effective capacitance for stable operation.

Effective  $C_{OUT}$  is the actual capacitance value seen by the buck output during operation. Choose effective  $C_{OUT}$  carefully by considering the capacitor's initial tolerance, variation with temperature, and derating with DC bias.

See the Typical Application Circuits section for recommended output capacitors for each use case.

Larger values of  $C_{OUT}$  (above the required effective minimum) improve load transient performance, but increase the input surge currents during soft-start and output voltage changes. The output filter capacitor must meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions. Calculate output voltage ripple ( $V_{RIPPLE(P-P)}$ ) to ensure the requirements are met:

$$V_{RIPPLE(P-P)} = (LIR) / (8xf_{SW}xC_{OUT})$$

where LIR is the inductor current ripple. Compute LIR with Equation 2.

Equation 2:

$$LIR = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

where  $V_{\mbox{\scriptsize IN}}$  is the application's input voltage and  $f_{\mbox{\scriptsize SW}}$  is the switching frequency. See <u>Table 1</u>.

After taking careful consideration of the output voltage ripple, finalize the selection of the output capacitance based on the transient performance requirements. See the <u>Typical Application Circuits</u> section for recommended output capacitors for each use case that have a load transient performance of ±5% overshoot and undershoot with a 1.5A load step (5A/ µs slew rate).

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

#### **Inductor Selection**

Choose an inductor with a saturation current greater than or equal to the maximum peak current limit ( $I_{LX-PLIM}$ ). Inductors with lower saturation current and higher DCR ratings tend to be physically small. Higher values of DCR reduce buck efficiency. Choose the RMS current rating of the inductor (the current at which temperature rises appreciably) based on the system's expected load current.

Choose an inductor value based on the V<sub>OUT</sub> setting. See <u>Table 4</u>.

**Table 4. Inductor Value vs. Output Voltage** 

V <sub>OUT</sub> RANGE	INDUCTOR VALUE (µH)	SUGGESTED COMPONENT PART NUMBERS*
V <sub>OUT</sub> ≤ 1.3V	1	MURATA DFE252012F-1R0M MURATA DFE252010F-1R0M SAMSUNG CIGT252010EH1R0MNE COILCRAFT XGL4020-102ME
1.3V < V <sub>OUT</sub> ≤ 4.5V	1.5	MURATA DFE252012F-1R5M MURATA FDSD0412-H-1R5M TDK SPM3015T-1R5M-LR COILCRAFT XGL4020-152ME
V <sub>OUT</sub> > 4.5V	2.2	MURATA FDSD0415-H-2R2M COILCRAFT XGL4020-222ME

<sup>\*</sup>List compiled circa 2019. Always consider the most recent inductor offerings for new designs to achieve best possible MAX77504 circuit performance.

The chosen inductor value (L) should ensure that the peak inductor ripple current (I<sub>PEAK</sub>) is below the high-side MOSFET peak current limit (I<sub>I X-PI IM</sub>, 4A typ) so that the buck can maintain voltage regulation over load.

Use Equation 3 and Equation 4 to compute IPEAK. If IPEAK is greater than the limit (ILX-PLIM), then increase the inductor value.

#### **Equation 3:**

$$I_{P-P} = \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times f_{SW} \times L}$$

#### Equation 4:

$$I_{PEAK} = I_{LOAD} + \frac{I_{P-P}}{2}$$

where  $I_{LOAD}$  is the buck's output current in the particular application (3A max),  $V_{IN(MAX)}$  is the application's largest expected input voltage (up to 14V), and  $f_{SW}$  is the chosen switching frequency. See the <u>Switching Frequency Selection</u> section.

#### **Setting the Output Voltage**

The IC uses external feedback resistors ( $R_{TOP}$  and  $R_{BOT}$ ) to set  $V_{OUT}$  between 0.6V and 6V. Connect a resistor divider between  $V_{OUT}$ , FB, and AGND as shown in <u>Figure 4</u>. One percent tolerance resistors (or better) are recommended to maintain high output accuracy. Choose  $R_{BOT}$  to be  $10k\Omega$  or greater. Calculate the value of  $R_{TOP}$  for a desired output voltage with Equation 5.

#### Equation 5:

$$R_{TOP} = R_{BOT} \times \left[ \frac{V_{OUT}}{V_{FB}} - 1 \right]$$

where V<sub>FB</sub> is 0.6V and V<sub>OUT</sub> is the desired output voltage.




Figure 4. External Feedback Network

<u>Table 5</u> lists common feedback resistor combinations for various output voltages. For voltages not listed, see the closest output voltage in the table and take the RBOT value as a starting point. Then calculate RTOP using Equation 5.

See the <u>Typical Application Circuits</u> section of the data sheet for a list of known configurations for these output voltages.

**Table 5. Common Feedback Resistor Values** 

OUTPUT VOLTAGE TARGET (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOT</sub> (kΩ)
0.6	SHORT	OPEN
0.7	1.84	11.1
0.82	4.07	11.1
1.0	75	49.9
1.2	49.9	49.9
1.5	34.8	23.2
1.8	46.4	23.2
1.85	48.1	23.2
2.05	56.2	23.2
2.5	73.2	23.2
3.0	44.2	11.1
3.3	49.9	11.1
3.6	55.6	11.1
5.0	459	62.6
5.6	167	20
6.0	180	20

<u>Table 6</u> suggests which typical application circuit corresponds to which range of output voltages. Use this table to determine the  $C_{FF}$ ,  $R_{SEL}$ , and  $C_{OUT}$  values.

**Table 6. Typical Application Circuit Reference** 

OUTPUT VOLTAGE TARGET (V)	TYPICAL APPLICATION CIRCUIT REFERENCE
0.6	<u>0.6V</u>
0.6 < V <sub>OUT</sub> ≤ 0.9	<u>0.82V</u>
0.9 < V <sub>OUT</sub> ≤ 1.1	<u>1.0V</u>
1.1 < V <sub>OUT</sub> ≤ 1.4	<u>1.2V</u>
1.4 < V <sub>OUT</sub> ≤ 2.1	<u>1.8V</u>
2.1 < V <sub>OUT</sub> ≤ 2.9	<u>2.5V</u>
2.9 < V <sub>OUT</sub> ≤ 4.0	<u>3.3V</u>
4.0 < V <sub>OUT</sub> ≤ 5.5	<u>5.0V</u>
5.5 < V <sub>OUT</sub> ≤ 6.0	<u>6.0V</u>

#### **PCB Layout Guidelines**

Careful circuit board layout is critical to achieve low switching power losses and clean, stable operation. <u>Figure 5</u> shows an example PCB top-metal layout for the WLP version device, and <u>Figure 6</u> shows an example PCB top-metal layout for the FC2QFN version of the device.

Follow these guidelines when designing the PCB:

- 1. Place the SUP capacitor immediately next to the SUP pin of the device. Since the device can operate up to 1.5MHz switching frequency, this placement is critical for effective decoupling of high-frequency noise from the SUP pin.
- 2. Place the inductor and output capacitor close to the device and keep the loop area of switching current small.
- 3. Make the trace between LX and the inductor short and wide. Do not take up an excessive amount of area. The voltage on this node switches very quickly and additional area creates more radiated emissions.
- 4. The trace between BST and C<sub>BST</sub> should be as short as possible.
- 5. Connect PGND and AGND together on the PCB. They must be the same net. Connect them together through a low-impedance inner PCB ground layer close to the IC.
- 6. Keep the power traces and load connections short and wide. Use both top and inner PCB copper floods to reduce trace impedance. This practice is essential for high-efficiency.
- 7. Place the V<sub>L</sub> capacitor ground next to the AGND pin.
- 8. Do not neglect ceramic capacitor DC voltage derating. Choose capacitor values and sizes carefully. See the <u>Output Capacitor Selection</u> section and refer to Application Note 5527: <u>Temperature and Voltage Variation of Ceramic Capacitors</u>, or Why Your 4.7µF Capacitor Becomes a 0.33µF Capacitor for more information.




Figure 5. PCB Top-Metal and Component Layout Example (WLP Version)





Figure 6. PCB Top-Metal and Component Layout Example (FC2QFN Version)

## **Typical Application Circuits**


#### **Typical Application Circuits**

All output voltage use cases are configured to optimize load transient performance (±5% overshoot and undershoot at a 5A/µs slew rate) and phase margin of at least 45° across the entire input voltage range specified.


#### 0.6V Output, 0.75MHz




#### 0.82V Output, 0.75MHz




#### 1.0V Output, 0.75MHz




#### 1.2V Output, 0.75MHz




#### 1.8V Output, 1MHz




#### 2.5V Output, 1.5MHz




#### 3.3V Output, 1.5MHz



## 5V Output, 1.5MHz



#### 6V Output, 1.5MHz



## **Ordering Information**

PART NUMBER	SOFT-START RAMP TIME (ms)	EXTERNAL CLOCK SYNC	PIN-PACKAGE
MAX77504AAFC+T	1	Available	12 FC2QFN
MAX77504AAWE+T	1	Unavailable	16 WLP
MAX77504BAWE+T	1	Available	16 WLP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	10/19	Initial release	_
1	3/20	Updated the Electrical Characteristics table, Bump/Pin Descriptions table, Configuration Selection Resistor (SEL) section, Design Procedure (Choosing R <sub>SEL</sub> ) section, Output Capacitor Selection section, Setting the Output Voltage section, PCB Layout Guidelines section, Figure 5, Typical Application Circuits section, and the Ordering Information table; added FPWM/SYNC Clock Pulse Width Requirements section, Table 6, and Figure 6	9, 11, 18, 22–24, 26, 29–34, 36
2	7/20	Updated the Ordering Information table	36

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Maxim Integrated:

MAX77504AAWE+ MAX77504AAWE+T MAX77504AAFC+T MAX77504QEVKIT# MAX77504BAWE+T