

Digital System Design

ESE 218 – Section: L03

Lab 12. Direct Digital Synthesis

May 4th, 2018

Asif Iqbal : 110333685


Roni Das : 108378223

Objective:

The goal of this lab is to generate a saw-wave via Digital-to-Analog converter (DAC). This system design is composed of 2 counters: 1 being the magnitude counter and another being the serial clock counter, a 12-bit parallel-in-serial-out shift register and a controller. After the system is designed and tested via simulated waveforms, it was implemented using a FPGA (Ice40HX1k) and a DAC (MCP4801).

Description of the Design:

To obtain the system, first we needed each individual parts of the system. The Verilog code for the counter, PISO, and D- flip flop was given. We had to design the controller given the ASM chart. The ASM chart is as follows:



To design the controller, first the state diagram had to be obtained. Which was then used to find the state table. Using the state table, the excitation equations and the equations for the outputs were obtained. K-map was not used in this case. If there is one "1" in next state, it is an AND/NOR operation, if there are two "1" in the next state, it is a XOR/XNOR operation and if there are three "1" in the next state, it is a OR/NAND operation. Using this logic, excitation equations as well as the equations for the outputs were obtained. The process is shown below:

States $\rightarrow R, L, S$


Inputs $\rightarrow st, c$

outputs $\rightarrow cs_bar$

$st, c \leftarrow Ensk$
 $\leftarrow ck$

Enc

Inc



Q	Q ₁	Q ₀	cs_bar	Ensk	Enc	Inc
R	0	0	1	0	0	0
L	0	1	0	0	1	1
S	1	0	0	1	1	0
x	1	1	x	x	x	x

$c = sc(4)$

$st, c = 00$

Q*	Q ₁ *	Q ₀ *
R	0	0
S	1	0
S	1	0
x	x	x

$st, c = 01$

Q*	Q ₁ *	Q ₀ *
R	0	0
S	1	0
R	0	0
x	x	x

$st, c = 10$

Q*	Q ₁ *	Q ₀ *
L	0	1
S	1	0
S	1	1
x	x	x

$st, c = 11$

Q*	Q ₁ *	Q ₀ *
L	0	1
S	1	0
R	0	0
x	x	x

one 1 : AND, NOR
 two 1's : XOR, XNOR, 1 b.0
 three 1's : OR, NAND

$$\begin{aligned}
 Q_1^* &= \bar{S} \bar{C} (Q_1 + Q_0) + \bar{S} C Q_0 + S \bar{C} (Q_1 + Q_0) + S C Q_0 \\
 &= \bar{C} (Q_1 + Q_0) (\bar{S} + S) + C Q_0 (\bar{S} + S) \\
 &\quad \underbrace{\hspace{1.5cm}}_{=1} \quad \underbrace{\hspace{1.5cm}}_{=1} \\
 &= \bar{C} Q_1 + \bar{C} Q_0 + C Q_0
 \end{aligned}$$

$$Q_1^* = \bar{C} Q_1 + Q_0$$

$$\begin{aligned}
 Q_0^* &= 0 + 0 + S \bar{C} (\overline{Q_0 \oplus Q_1}) + S C (\overline{Q_0 \oplus Q_1}) \\
 &= S (\overline{Q_1 \oplus Q_0})
 \end{aligned}$$

$$C_{S_next} = \overline{Q_1 \oplus Q_0}$$


$$Ensk = Q_1$$

$$EnC = Q_1 + Q_0$$

$$EnE = Q_0$$

Description of the Experiment:

Using the iCEcube2 program, bitmap was generated using the “.v” files. The chosen pin locations for the FPGA are as follows:




A photograph of a handwritten note on a piece of paper. The note lists pin configurations for an FPGA. The text is written in black ink and is somewhat blurry. The list includes: In st = 44, SDI = 80, SCK = 79, In Int = 47, xEnc = ., Csbar = 78, In CLK = 21, and xInc = .

In st	=	44
SDI	=	80
SCK	=	79
In Int	=	47
xEnc	=	.
Csbar	=	78
In CLK	=	21
xInc	=	.

The bitmap was then sent to Diamond programmer to program it. The next task was to connect the FPGA and DAC chip. For the DAC chip, the pin layouts are as follow

8	7	6	5
Vout	Gnd	Vdd	Gnd
1	2	3	4
Vdd	CSbar	SCK	SDI

The illustration of the circuit is as follows:



Data and Results:

Objective to approximate analog signal by concept of Direct Digital Synthesis using the help of an 8-bit DAC was carried out in this laboratory experiment. Preliminary set-up for laboratory experiment was done in prelab portion of this lab. Following instruction provided in lab manual a bitmap of Top level schematic was obtained to program FPGA unit. DAC: MCP4801 was connected to appropriate pin layouts setup from FPGA. Signal generator MS0-19 provided Start and Initial signals to be used as inputs to the system and internal clock of FPGA was accessed from pin 21 to be used as system Clock. Followings are the waveform obtained from DAC output using analog probe.



Figure 1 : Saw-Wave obtained from DAC output terminal.




Figure 2: A closer look at waveform obtained from DAC Output terminal.

Using pattern generator, $St = 1$ and $Init = 1 \rightarrow 0$ was obtained as input signals to the system. Clock was accessed from internal pin 21 from FPGA. All outputs from FPGA such as CSbar, SDI and SCK was connected appropriately to DAC: MCP4801. Output waveforms from pin 8 of DAC was observed on windows software provided by MSO-19 signal generator.

Above analog signal resembles a saw, hence the Saw-wave. By analyzing the wave, we can denote that a repetitive process taking place. From start of the signal a constant positive slope goes to “peak” then performs a vertical drop. This process occurs over again for each cycle of SCK clock, generating a Saw-Wave. The goal of this lab was successfully implemented using the help of Hardware descriptive Language, FPGA and a DAC.