

Datasheet

Version: V0.26 Document No.: ILI9481DS_V0.26.pdf



Table of Contents

Se	ction			Page
1.	Introd	uction		5
2.	Featu	res		5
3.	Block	Diagran	n	7
4.	Pin D	escriptio	ons	8
5.	Pad A	rrangen	nent and Coordination	12
6.	Block	Function	n Description	22
7.	Funct	ion Desc	cription	24
	7.1.	Displa	ay Bus Interface (DBI)	24
		7.1.1.	Write Cycle	25
		7.1.2.	Read Cycle	26
	7.2.	Serial	I Interface (Type C)	28
		7.2.1.	Write Cycle and Sequence	28
		7.2.2.	Read Cycle and Sequence	30
		7.2.3.	Break and Pause Sequences	31
	7.3.	Displa	ay Pixel Interface (DPI)	33
8.	Comn	nand		36
	8.1.	Comn	mand List	36
	8.2.	Comn	mand Description	38
		8.2.1.	NOP (00h)	38
		8.2.2.	Soft_reset (01h)	39
		8.2.3.	Get_power_mode (0Ah)	40
		8.2.4.	Get_address_mode (0Bh)	42
		8.2.5.	Get_pixel_format (0Ch)	44
		8.2.6.	Get_display_mode (0Dh)	45
		8.2.7.	Get_signal_mode (0Eh)	47
		8.2.8.	Get_diagnostic_result (0Fh)	48
		8.2.9.	Enter_sleep_mode (10h)	49
		8.2.10.	Exit_sleep_mode (11h)	51
		8.2.11.	Enter_Partial_mode (12h)	53
		8.2.12.	Enter_normal_mode (13h)	54
		8.2.13.	Exit_invert_mode (20h)	55
		8.2.14.	Enter_invert_mode (21h)	56
		8.2.15.	Set_display_off (28h)	57
		8.2.16.	Set_display_on (29h)	58
		8.2.17.	Set_column_address (2Ah)	59
		8.2.18.	Set_page_address (2Bh)	61
		8.2.19.	Write_memory_start (2Ch)	63



	8.2	.20. Read_memory_start (2Eh)	65
	8.2	.21. Set_partial_area (30h)	67
	8.2	.22. Set_scroll_area (33h)	70
	8.2	.23. Set_tear_off (34h)	75
	8.2	.24. Set_tear_on (35h)	76
	8.2	.25. Set_address_mode (36h)	78
	8.2	.26. Set_scroll_start (37h)	81
	8.2	.27. Exit_idle_mode (38h)	83
	8.2	.28. Enter_idle_mode (39h)	84
	8.2	.29. Set_pixel_format (3Ah)	86
	8.2	.30. Write_Memory_Continue (3Ch)	88
	8.2	.31. Read_Memory_Continue (3Eh)	90
	8.2	.32. Set_Tear_Scanline (44h)	92
	8.2	.33. Get_Scanline (45h)	93
	8.2	.34. Read_DDB_Start (A1h)	94
	8.2	.35. Command Access Protect (B0h)	96
	8.2	.36. Low Power Mode Control (B1h)	97
	8.2	.37. Frame Memory Access and Interface Setting (B3h)	98
	8.2	.38. Display Mode and Frame Memory Write Mode Setting (B4h)	100
	8.2	.39. Device Code Read (BFh)	101
	8.2	.40. Panel Driving Setting (C0h)	102
	8.2	.41. Display_Timing_Setting for Normal Mode (C1h)	106
	8.2	.42. Display_Timing_Setting for Partial Mode (C2h)	108
	8.2	.43. Display_Timing_Setting for Idle Mode (C3h)	110
	8.2	.44. Frame Rate and Inversion Control (C5h)	112
	8.2	.45. Interface Control (C6h)	113
	8.2	.46. Gamma Setting (C8h)	114
	8.2	.47. Power_Setting (D0h)	115
	8.2	.48. VCOM Control (D1h)	117
	8.2	.49. Power_Setting for Normal Mode (D2h)	119
	8.2	.50. Power_Setting for Partial Mode (D3h)	121
	8.2	.51. Power_Setting for Idle Mode (D4h)	123
	8.2	.52. NV Memory Write (E0h)	125
	8.2	.53. NV Memory Control (E1h)	126
	8.2	.54. NV Memory Status Read (E2h)	127
	8.2	.55. NV Memory Protection (E3h)	128
9.	Display D	ata RAM	128
	9.1. C	onfiguration	128
	9.2. M	emory to Display Address Mapping	130





	9.3.	Vertical Scroll Mode	131
10.	Tearing	g Effect Output	133
	10.1.	Tearing Effect Line Modes	133
	10.2.	Tearing Effect Line Timings	134
11.	NV Me	mory Programming Flow	135
12.	Gamma	a Correction	136
13.	Electric	cal Characteristics	137
	13.1.	Absolute Maximum Ratings	137
	13.2.	DC Characteristics	137
	13.3.	AC Characteristics	138
		13.3.1. DBI Type B (18/16/9/8 bit) Interface Timing Characteristics	138
		13.3.2. DBI Type C Interface Timing Characteristics	139
		13.3.3. DPI Interface Timing Characteristics	140
14	Revisio	on History	141





1. Introduction

ILI9481 is a 262,144-color single-chip SoC driver for a-TFT liquid crystal display with resolution of 320RGBx480 dots, comprising a 960-channel source driver, a 480-channel gate driver, 345,600 bytes GRAM for graphic data of 320RGBx480 dots, and power supply circuit.

The ILI9481 supports 18-/16-/9-/8-bit data bus interface (DBI) and serial peripheral interfaces (SPI). It also supplies 18-bit, 16-bit or 6-bit RGB interface (DPI) for driving video signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9481 can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The ILI9481 also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9481 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [320xRGB](H) x 480(V)
- Output:
 - > 960 source outputs
 - > 480 gate outputs
 - Common electrode output
- ◆ a-TFT LCD driver with on-chip full display RAM: 345,600 bytes
- MCU Interface
 - MIPI-DBI(Comply with MIPI DBI Version 2.00)
 Type B 16-/18- bit, 8-/9-bit
 Type C 4-line 9bit (Option 1), 8bit (Option 3)
 - > 16-bits, 18-bits RGB (DPI) interface
 - MIPI DCS command Sets
 - > 3-pin/4-pin serial interface
- Display mode:
 - > Full color mode: 262K-colors
 - > Reduced color mode: 8-colors (3-bits MSB bits mode)
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
- MTP:
 - > 16-bit ID1 and ID2
 - > 7-bits for VCOM adjustment
- Low -power consumption architecture
 - > Low operating power supplies:

Page 5 of 141 Version: 0.26






- IOVcc = 1.65V ~ 3.3V (interface I/O)
- Vci = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - DDVDH GND = 4.5V ~ 6.0V
 - VCL GND = -1.0V ~ -3.0V
 - ${lue}$ VCI VCL \leq 6.0V
 - > Gate driver output voltage
 - VGH GND = 10V ~ 18V
 - VGL GND = -5V ~ -12.5V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (DDVDH-0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH-VCOML \leq 6.0V
- ◆ Operate temperature range: -40°C to 85°C

Page 6 of 141 Version: 0.26





3. Block Diagram



Page 7 of 141 Version: 0.26





4. Pin Descriptions

Pin Name	I/O		Descriptions Select the MPU system interface mode IM2 IM1 IM0 MPU-Interface Mode DB Pin in use Colors													
		Select the N	IPU sys	stem in	terface mode											
		Ім	2 IM1	I IMO	MPU-Interface Mode	DB Pin in use	Colors									
		0	0	0	DBI Type B 18-bit	DB[17:0]	262K									
		0	0	1	DBI Type B 9-bit	DB[8:0]	262K									
IMIO.O1		0	1	0	DBI Type B 16-bit	DB[15:0]	65K/262K									
IM[2:0]	ı	0	1	1	DBI Type B 8-bit	DB[7:0]	65K/262K									
		1	0	0	Setting prohibited	-	-									
		1	0	1	DBI Type C 9-bit	DIN, DOUT	8/262K									
		1	1	0	Setting prohibited	-	-									
		1	1	1	DBI Type C 8-bit	DIN, DOUT	8/262K									
RESX	I	This signal l	ow will	reset th	ne device and must be ap	plied to properly i	nitialize the chip. Si	ignal is								
CSX	I	Chip select	nput pi	n ("Lov	v" enable).											
		Display data	isplay data / Command selection pin													
D/CX	ı	D/CX='1'	D/CX='1': Display data.													
D/CA	'	D/CX='0'	D/CX='0': Command data.													
		If not used,	ot used, please fix this pin at GND level.													
DDV		Read contro	not used, please fix this pin at GND level. ad control pin for the DBI interface.													
RDX	I	If not used,	olease	connec	et this pin to IOVCC.											
		Write contro	l pin fo	r the DI	BI interface.											
WRX/SCL	ı	When the D	BI type	C is se	elected, this pin is used as	serial clock pin.										
		If not used,	olease	connec	et this pin to IOVCC.											
		These pin a	e data	bus.												
DB[17:0]	I/O	If not used,	olease	connec	t these pins to GND.											
		Serial data i	nput pii	n and u	sed for the DBI type C mo	ode.										
DIN/SDA	I/O	If not used,	olease	connec	t this pin to ground.											
DOUT	0	Serial data	output p	oin and	used for the DBI type C n	node.										
	_	Tearing effe	ct outp	ut pin	to synchronies MCU to f	rame writing, act	ivated by S/W com	nmand.								
TE	0	When this p	in is no	t activa	ted, this pin is low. If not u	used, please opei	n this pin.									
		Pixel clock	ignal ir	n DPI in	terface mode.											
PCLK	I	If not used,	olease	fix this	pin at GND level.											
		Vertical syn	c. signa	al in DP	I interface mode.											
VSYNC	ı	If not used,	olease	fix this	pin at GND level.											
		Horizontal s	ync. sig	gnal in I	OPI interface mode.											
HSYNC		If not used,	olease	fix this	pin at GND level.											
DE		Data enable	signal	in DPI	interface mode.											
DE	I	If not used,	olease	fix this	pin at GND level.											

Page 8 of 141 Version: 0.26





Pin Name	I/O	Descriptions
		Control pin to shut down display, only used in the DPI interface mode.
		SD Shut Down Control
SD	I	0 Normal Display
		1 Display shut down
		Control pin for switching between normal color and reduced color mode, only used in the DPI
		interface mode.
СМ	I	CM Color Mode
		0 Normal Display Color 1 Reduced Color Mode (8-color)
Power Input Pins	1	
IOVCC	P	Power supply to interface pins
	<u> </u>	Connect to external power supply (IOVCC= 1.65~3.3V).
VCI	P	Power supply to liquid crystal power supply analog circuit.
VCI		Connect to external power supply (VCI=2.5~3.3V).
DGND		Power ground pin.
AGND	P	Make sure GND=0V.
		Power supply pin for the NV memory programming.
VPG	P	Please provide 6 volt to this pin for NV memory programming.
LCD signals Pins		
S1 ~ S960	0	Source driver output pins.
G1 ~ G480	0	Gate driver output pins.
	_	Internal logic regulator output.
VDD	0	Used as internal logic power supply. Connect to stabilizing capacitor.
		Reference voltage for the step-up circuit 1. Set VCI1 level so that DDVDH, VGH and VGL are
VCI1	P	within the ratings.
DDVDH	Р	Power supply for the source driver and VCOM.
VGH	Р	Power supply to drive liquid crystal.
VGL	Р	Power supply for LCD drive.
VCL	Р	Power supply to drive VCOML.
C11A, C11B,	_	Make sure to connect to capacitor that is used in internal step-up circuit 1.
C12A, C12B	P	
C13A, C13B,		Make sure to connect to capacitor that is used in internal step-up circuit 2. Connect to capacitors
C21A, C21B,	Р	according to the step-up factors in use.
C22A, C22B,		
		Outputs voltage level generated from VRH VCILVL. The step-up factor applied to VRH VCILVL
		is set by VRH bits.
VREG1OUT	P	Used as source driver grayscale reference voltage VREG1OUT, reference voltage to VCOMH,
		and Vcom amplitude reference voltage. Connect to stabilizing capacitor when in use.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 9 of 141 Version: 0.26





Pin Name	I/O	Descriptions
		VREG1OUT=4.0∼(DDVDH-0.500)[V]
		TFT display common electrode power supply. Alternates between voltage levels between
VCOM	Р	VCOMH-VCOML. Registers set the alternating cycle.
		Registers set the alternating cycle and operate or halt VCOM.
VCOMH	Р	VCOM high level. Adjust the voltage by internal electronic volume (VCM)
VOOM	0	VCOM low level. Adjust the voltage by VDV bits.
VCOML	Р	VCOML=(VCL+0.5)∼0[V]
VGS	I	Reference level for grayscale generating circuit.
TEST pins		
T0:0.01		Test pins
TS[8:0]	1	These pins are internal pulled low. Please leave these pins as open.
TEOTO(40:41		Test pins
TESTO[16:1]	0	Please leave these pins as open.
TEOTAL AO	1/0	Test pins
TESTA1-A3	I/O	Please leave these pins as open.
DI INANAV		Dummy Pins
DUMMY	-	These pins are floating.
V1T		Test pins
V62T VWT		Please leave these pins as open.

Page 10 of 141 Version: 0.26





Liquid crystal power supply specifications Table


No.	Item		Description
1	TFT Source Driver		960 pins (320 x RGB)
2	TFT Gate Driver		480 pins
3	TFT Display's Capacitor Structure		Cst structure only (Common VCOM)
		S1 ~ S960	V0 ~ V63 grayscales
4	Liquid Crystal Drive Output	G1 ~ G480	VGH - VGL
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes
5	Input Voltage	IOVcc	1.65 ~ 3.30V
5	Input Voltage	Vci	2.50 ~ 3.30V
		DDVDH	4.5V ~ 6.0V
		VGH	10V ~ 18V
6	Liquid Crystal Drive Voltages	VGL	-5V ~ -12.5V
0	Liquid Crystal Drive Voltages	VCL	-1.0V ~ -3.0V
		VGH - VGL	Max. 32V
		Vci - VCL	Max. 6.0V
		DDVDH	Vci1 x2
7	Internal Stan un Cirquita	VGH	Vci1 x4, x5, x6
 	Internal Step-up Circuits	VGL	Vci1 x-3, x-4, x-5
		VCL	Vci1 x-1

Page 11 of 141 Version: 0.26





5. Pad Arrangement and Coordination



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 12 of 141 Version: 0.26



														1					
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name		Υ
1	VPG	-11165	-409	51	DB9	-7665	-409	101	AGND	-4165	-409	151	VCL	-665	-409	201	C11B	2835	-409
2	VPG	-11095	-409	52	DB8	-7595	-409	102	AGND	-4095	-409	152	VCL	-595	-409	202	C11B	2905	-409
3	DGND	-11025	-409	53	DB7	-7525	-409	103	AGND	-4025	-409	153	VCL	-525	-409	203	C11B	2975	-409
4	DGND	-10955	-409	54	DB6	-7455	-409	104	AGND	-3955	-409	154	DDVDH	-455	-409	204	C11B	3045	-409
5	VWT	-10885	-409	55	DB5	-7385	-409	105	AGND	-3885	-409	155	DDVDH	-385	-409	205	C11A	3115	-409
6	DUMMY	-10815	-409	56	DB4	-7315	-409	106	AGND	-3815	-409	156	DDVDH	-315	-409	206	C11A	3185	-409
7	DUMMY	-10745	-409	57	DB3	-7245	-409	107	VCOM	-3745	-409	157	DDVDH	-245	-409	207	C11A	3255	-409
8	TESTO16(LEDON)	-10675	-409	58	DB2	-7175	-409	108	VCOM	-3675	-409	158	DDVDH	-175	-409	208	C11A	3325	-409
9	TESTO15(LEDPWM)	-10605	-409	59	DB1	-7105	-409	109	VCOM	-3605	-409	159	DDVDH	-105	-409	209	C11A	3395	-409
10	TESTO14	-10535	-409	60	DB0	-7035	-409	110	VCOM	-3535	-409	160	DDVDH	-35	-409	210	C11A	3465	-409
11	TESTO13	-10465	-409	61	DOUT	-6965	-409	111	VCOM	-3465	-409	161	DDVDH	35	-409	211	C11A	3535	-409
12	TESTO12	-10395	-409	62	DIN/SDA	-6895	-409	112	VCOM	-3395	-409	162	DDVDH	105	-409	212	C11A	3605	-409
13	TESTO11	-10325	-409	63	RDX	-6825	-409	113	VCOM	-3325	-409	163	VCI1	175	-409	213	C11A	3675	-409
14	TESTO10	-10255	-409	64	WRX/SCL	-6755	-409	114	VCOM	-3255	-409	164	VCI1	245	-409	214	C11A	3745	-409
15	TESTO9	-10185	-409	65	D/CX	-6685	-409	115	VCOM	-3185	-409	165	VCI1	315	-409	215	C11A	3815	-409
16	TESTO8	-10115	-409	66	CSX	-6615	-409	116	VCOM	-3115	-409	166	VCI1	385	-409	216	C12B	3885	-409
17	TESTO7	-10045	-409	67	TE	-6545	-409	117	VCOM	-3045	-409	167	VCI1	455	-409	217	C12B	3955	-409
18	TESTO6	-9975	-409	68	IOVCC	-6475	-409	118	VCOM	-2975	-409	168	VCI1	525	-409	218	C12B	4025	-409
19	TESTO5	-9905	-409	69	IOVCC	-6405	-409	119	VCOM	-2905	-409	169	VCI1	595	-409	219	C12B	4095	-409
20	TESTO4	-9835	-409	70	IOVCC	-6335	-409	120	VCOM	-2835	-409	170	VCI1	665	-409	220	C12B	4165	-409
21	TESTO3	-9765	-409	71	IOVCC	-6265	-409	121	VCOM	-2765	-409	171	VCI1	735	-409	221	C12B	4235	-409
22	TESTO2	-9695	-409	72	IOVCC	-6195	-409	122	VCOM	-2695	-409	172	VCI1	805	-409	222	C12B	4305	-409
23	TESTO1	-9625	-409	73	IOVCC	-6125	-409	123	VCOMH	-2625	-409	173	VCI1	875	-409	223	C12B	4375	-409
24	TS8	-9555	-409	74	IOVCC	-6055	-409	124	VCOMH	-2555	-409	174	VCI	945	-409	224	C12B	4445	-409
25	TS7	-9485	-409	75	VDD	-5985	-409		VCOMH	-2485	-409	175	VCI	1015	-409		C12B	4515	-409
	TS6	-9415	-409		VDD	-5915	-409		VCOMH	-2415	-409	176	VCI	1085	-409	226	C12A	4585	-409
	TS5	-9345	-409		VDD	-5845	-409		VCOMH	-2345	-409		VCI	1155	-409		C12A	4655	-409
	TS4	-9275	-409		VDD	-5775	-409		VCOMH	-2275	-409		VCI	1225	-409		C12A	4725	-409
	TS3	-9205	-409		VDD	-5705	-409		VCOMH	-2205	-409		VCI	1295	-409			4795	-409
	TS2	-9135	-409		VDD	-5635	-409		VCOMH	-2135	-409		VCI	1365	-409		C12A	4865	-409
	TS1	-9065	-409		VDD	-5565	-409		VCOMH	-2065	-409	181	VCI	1435	-409		C12A	4935	-409
32	TS0	-8995	-409	82	VDD	-5495	-409		VCOMH	-1995	-409	182	VCI	1505	-409	232	C12A	5005	-409
33		-8925	-409		VDD	-5425	-409		VCOML	-1925	-409	183	VCI	1575	-409		C12A	5075	-409
	CM	-8855	-409			-5355	-409		VCOML	-1855	-409						C12A		
	IM0/ID	-8785			VDD		-409		VCOML	-1785			VCI		-409		C12A		
	IM1	-8715			AGND		-409		VCOML	-1715			VCI		-409		VGL	5285	
	IM2	-8645			AGND		-409		VCOML	-1645			VCI		-409		VGL		-409
	RESX	-8575			AGND		-409		VCOML	-1575			VCI		-409		VGL		-409
	VSYNC	-8505			AGND		-409		VCOML	-1505			VCI		-409		VGL	5495	
	HSYNC	-8435			AGND		-409		VREG10UT						-409				-409
	PCLK				AGND		-409		VREG10UT				VCI		-409	241		5635	
	DE	-8295			AGND	-4795			VREG10UT	-1295			VCI		-409		VGL	5705	
					AGND	-4725			VREG10UT				TESTA3		-409		VGL		-409
	DB17						-409			-1155					-409		VGL		-409
	DB16	-8085			VGS		-409		TESTA2	-1085			C11B					5915	
	DB15				VGS				VCL				C11B		-409 400		VGL		
	DB14	-8015			TESTA1	-4515			VCL	-1015			C11B		-409 400		AGND		
	DB13	-7945			AGND		-409		VCL	-945			C11B		-409		AGND		
	DB12	-7875			AGND		-409		VCL	-875			C11B		-409		AGND		
	DB11	-7805			AGND		-409		VCL	-805	-409		C11B		-409			6195	
50	DB10	-7735	-409	100	AGND	-4235	-409	150	VCL	-735	-409	200	C11B	2765	-409	250	VGH	6265	-409

Page 13 of 141 Version: 0.26



		ı								I				l		_		1	_
No.	Name	Χ	Υ	No.	Name	X	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	X	Υ
251	VGH	6335	-409	301	C22B	9835	-409	351	G57	10755	244	401	G157	10005	244	451	G257	9255	244
252	VGH	6405	-409	302	C22B	9905	-409	352	G59	10740	389	402	G159	9990	389	452	G259	9240	389
253	VGH	6475	-409	303	C22B	9975	-409	353	G61	10725	244	403	G161	9975	244	453	G261	9225	244
254	VGH	6545	-409	304	C22B	10045	-409	354	G63	10710	389	404	G163	9960	389	454	G263	9210	389
255	VGH	6615	-409	305	C22B	10115	-409	355	G65	10695	244	405	G165	9945	244	455	G265	9195	244
256	VGH	6685	-409	306	C22B	10185	-409	356	G67	10680	389	406	G167	9930	389	456	G267	9180	389
257	C13B	6755	-409	307	C22B	10255	-409	357	G69	10665	244	407	G169	9915	244	457	G269	9165	244
258	C13B	6825	-409	308	C22A	10325	-409	358	G71	10650	389	408	G171	9900	389	458	G271	9150	389
259	C13B	6895	-409	309	C22A	10395	-409	359	G73	10635	244	409	G173	9885	244	459	G273	9135	244
260	C13B	6965	-409	310	C22A	10465	-409	360	G75	10620	389	410	G175	9870	389	460	G275	9120	389
261	C13B	7035	-409	311	C22A	10535	-409	361	G77	10605	244	411	G177	9855	244	461	G277	9105	244
262	C13B	7105	-409	312	C22A	10605	-409	362	G79	10590	389	412	G179	9840	389	462	G279	9090	389
263	C13A	7175	-409	313	C22A	10675	-409	363	G81	10575	244	413	G181	9825	244	463	G281	9075	244
264	C13A	7245	-409	314	C22A	10745	-409	364	G83	10560	389	414	G183	9810	389	464	G283	9060	389
265	C13A	7315	-409	315	C22A	10815	-409	365	G85	10545	244	415	G185	9795	244	465	G285	9045	244
266	C13A	7385	-409	316	C22A	10885	-409	366	G87	10530	389	416	G187	9780	389	466	G287	9030	389
267	C13A	7455	-409	317	C22A	10955	-409	367	G89	10515	244	417	G189	9765	244	467	G289	9015	244
268	C13A	7525	-409	318	C22A	11025	-409	368	G91	10500	389	418	G191	9750	389	468	G291	9000	389
269	C21B	7595	-409	319	C22A	11095	-409	369	G93	10485	244	419	G193	9735	244	469	G293	8985	244
270	C21B	7665	-409	320	C22A	11165	-409	370	G95	10470	389	420	G195	9720	389	470	G295	8970	389
271	C21B	7735	-409	321	DUMMY	11205	244	371	G97	10455	244	421	G197	9705	244	471	G297	8955	244
272	C21B	7805	-409	322	DUMMY	11190	389	372	G99	10440	389	422	G199	9690	389	472	G299	8940	389
273	C21B	7875	-409	323	G1	11175	244	373	G101	10425	244	423	G201	9675	244	473	G301	8925	244
274	C21B	7945	-409	324	G3	11160	389	374	G103	10410	389	424	G203	9660	389	474	G303	8910	389
275	C21B	8015	-409	325	G5	11145	244	375	G105	10395	244	425	G205	9645	244	475	G305	8895	244
276	C21B	8085	-409	326	G7	11130	389	376	G107	10380	389	426	G207	9630	389	476	G307	8880	389
277	C21B	8155	-409	327	G9	11115	244	377	G109	10365	244	427	G209	9615	244	477	G309	8865	244
278	C21B	8225	-409	328	G11	11100	389	378	G111	10350	389	428	G211	9600	389	478	G311	8850	389
279	C21B	8295	-409	329	G13	11085	244	379	G113	10335	244	429	G213	9585	244	479	G313	8835	244
280	C21B	8365	-409	330	G15	11070	389	380	G115	10320	389	430	G215	9570	389	480	G315	8820	389
281	C21B	8435	-409	331	G17	11055	244	381	G117	10305	244	431	G217	9555	244	481	G317	8805	244
282	C21B	8505	-409	332	G19	11040	389	382	G119	10290	389	432	G219	9540	389	482	G319	8790	389
283	C21A	8575	-409	333	G21	11025	244	383	G121	10275	244	433	G221	9525	244	483	G321	8775	244
284	C21A	8645	-409	334	G23	11010	389	384	G123	10260	389	434	G223	9510	389	484	G323	8760	389
	C21A	8715	-409	335	G25	10995	244	385	G125	10245	244	435	G225	9495	244	485	G325	8745	244
	C21A	8785	-409	336	G27	10980	389	386	G127	10230	389	436	G227	9480	389	486	G327	8730	389
	C21A	8855	-409	337	G29	10965	244	387	G129	10215	244	437	G229	9465	244	487	G329	8715	244
	C21A	8925	-409	338	G31	10950	389	388	G131	10200	389	438	G231	9450	389	488	G331	8700	389
	C21A	8995	-409	339	G33	10935	244	389	G133	10185	244	439	G233	9435	244	489	G333	8685	244
	C21A	9065	-409	340	G35	10920	389	390	G135	10170	389	440	G235	9420	389	490	G335	8670	389
	C21A	9135	-409	341	G37	10905	244	391	G137	10155	244	441	G237	9405	244	491	G337	8655	244
	C21A	9205	-409	342	G39	10890	389	392	G139	10140	389	442	G239	9390	389	492	G339	8640	389
	C21A	9275	-409	343	G41	10875	244	393	G141	10125	244	443	G241	9375	244	493	G341	8625	244
	C21A	9345	-409	344	G43	10860	389	394	G143	10110	389	444	G243	9360	389	494	G343	8610	389
	C21A	9415	-409	345	G45	10845	244	395	G145	10095	244	445	G245	9345	244	495	G345	8595	244
	C22B	9485	-409	346	G47	10830	389	396	G147	10080	389	446	G247	9330	389	496	G347	8580	389
	C22B	9555	-409	347	G49	10815	244	397	G149	10065	244	447	G249	9315	244	497	G349	8565	244
	C22B	9625	-409	348	G51	10800	389	398	G151	10050	389	448	G251	9300	389	498	G351	8550	389
	C22B	9695	-409	349	G53	10785	244	399	G153	10035	244	449	G253	9285	244	499	G353	8535	244
JUU	C22B	9765	-409	350	G55	10770	389	400	G155	10020	389	450	G255	9270	389	500	G355	8520	389

Page 14 of 141 Version: 0.26



										I		_	l			_			
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
501	G357	8505	244	551	G457	7755	244	601	S926	6855	244	651	S876	6105	244	701	S826	5355	244
502	G359	8490	389	552	G459	7740	389	602	S925	6840	389	652	S875	6090	389	702	S825	5340	389
503	G361	8475	244	553	G461	7725	244	603	S924	6825	244	653	S874	6075	244	703	S824	5325	244
504	G363	8460	389	554	G463	7710	389	604	S923	6810	389	654	S873	6060	389	704	S823	5310	389
505	G365	8445	244	555	G465	7695	244	605	S922	6795	244	655	S872	6045	244	705	S822	5295	244
506	G367	8430	389	556	G467	7680	389	606	S921	6780	389	656	S871	6030	389	706	S821	5280	389
507	G369	8415	244	557	G469	7665	244	607	S920	6765	244	657	S870	6015	244	707	S820	5265	244
508	G371	8400	389	558	G471	7650	389	608	S919	6750	389	658	S869	6000	389	708	S819	5250	389
509	G373	8385	244	559	G473	7635	244	609	S918	6735	244	659	S868	5985	244	709	S818	5235	244
510	G375	8370	389	560	G475	7620	389	610	S917	6720	389	660	S867	5970	389	710	S817	5220	389
511	G377	8355	244	561	G477	7605	244	611	S916	6705	244	661	S866	5955	244	711	S816	5205	244
512	G379	8340	389	562	G479	7590	389	612	S915	6690	389	662	S865	5940	389	712	S815	5190	389
513	G381	8325	244	563	DUMMY	7575	244	613	S914	6675	244	663	S864	5925	244	713	S814	5175	244
514	G383	8310	389	564	DUMMY	7560	389	614	S913	6660	389	664	S863	5910	389	714	S813	5160	389
515	G385	8295	244	565	DUMMY	7395	244	615	S912	6645	244	665	S862	5895	244	715	S812	5145	244
516	G387	8280	389	566	DUMMY	7380	389	616	S911	6630	389	666	S861	5880	389	716	S811	5130	389
517	G389	8265	244	567	S960	7365	244	617	S910	6615	244	667	S860	5865	244	717	S810	5115	244
518	G391	8250	389	568	S959	7350	389	618	S909	6600	389	668	S859	5850	389	718	S809	5100	389
519	G393	8235	244	569	S958	7335	244	619	S908	6585	244	669	S858	5835	244	719	S808	5085	244
520	G395	8220	389	570	S957	7320	389	620	S907	6570	389	670	S857	5820	389	720	S807	5070	389
521	G397	8205	244	571	S956	7305	244	621	S906	6555	244	671	S856	5805	244	721	S806	5055	244
522	G399	8190	389	572	S955	7290	389	622	S905	6540	389	672	S855	5790	389	722	S805	5040	389
523	G401	8175	244	573	S954	7275	244	623	S904	6525	244	673	S854	5775	244	723	S804	5025	244
524	G403	8160	389	574	S953	7260	389	624	S903	6510	389	674	S853	5760	389	724	S803	5010	389
525	G405	8145	244	575	S952	7245	244	625	S902	6495	244	675	S852	5745	244	725	S802	4995	244
526	G407	8130	389	576	S951	7230	389	626	S901	6480	389	676	S851	5730	389	726	S801	4980	389
527	G409	8115	244	577	S950	7215	244	627	S900	6465	244	677	S850	5715	244	727	S800	4965	244
528	G411	8100	389	578	S949	7200	389	628	S899	6450	389	678	S849	5700	389	728	S799	4950	389
529	G413	8085	244	579	S948	7185	244	629	S898	6435	244	679	S848	5685	244	729	S798	4935	244
530	G415	8070	389	580	S947	7170	389	630	S897	6420	389	680	S847	5670	389	730	S797	4920	389
531	G417	8055	244	581	S946	7155	244	631	S896	6405	244	681	S846	5655	244	731	S796	4905	244
532	G419	8040	389	582	S945	7140	389	632	S895	6390	389	682	S845	5640	389	732	S795	4890	389
533	G421	8025	244	583	S944	7125	244	633	S894	6375	244	683	S844	5625	244	733	S794	4875	244
534	G423	8010	389	584	S943	7110	389	634	S893	6360	389	684	S843	5610	389	734	S793	4860	389
535	G425	7995	244	585	S942	7095	244	635	S892	6345	244	685	S842	5595	244	735	S792	4845	244
536	G427	7980	389	586	S941	7080	389	636	S891	6330	389	686	S841	5580	389	736	S791	4830	389
537	G429	7965	244	587	S940	7065	244	637	S890	6315	244	687	S840	5565	244	737	S790	4815	244
538	G431	7950	389	588	S939	7050	389	638	S889	6300	389	688	S839	5550	389	738	S789	4800	389
539	G433	7935	244	589	S938	7035	244	639	S888	6285	244	689	S838	5535	244	739	S788	4785	244
540	G435	7920	389	590	S937	7020	389	640	S887	6270	389	690	S837	5520	389	740	S787	4770	389
541	G437	7905	244	591	S936	7005	244	641	S886	6255	244	691	S836	5505	244	741	S786	4755	244
542	G439	7890	389	592	S935	6990	389	642	S885	6240	389	692	S835	5490	389	742	S785	4740	389
543	G441	7875	244	593	S934	6975	244	643	S884	6225	244	693	S834	5475	244	743	S784	4725	244
544	G443	7860	389	594	S933	6960	389	644	S883	6210	389	694	S833	5460	389	744	S783	4710	389
545	G445	7845	244	595	S932	6945	244	645	S882	6195	244	695	S832	5445	244	745	S782	4695	244
546	G445 G447	7830	389	596	S932 S931	6930	389	646	S881	6180	389	696	S831	5430	389	746	S781	4680	389
547	G447 G449	7815	244	597	S930	6915	244	647	S880	6165	244	697	S830	5415	244	747	S780	4665	244
	G449 G451		389	598	S930 S929	6900		648	S879	6150	389	698	S829	5400	389				389
548		7800					389									748	S779	4650	
549	G453	7785	244	599	S928	6885	244	649	S878	6135	244	699	S828	5385	244	749	S778	4635	244
550	G455	7770	389	600	S927	6870	389	650	S877	6120	389	700	S827	5370	389	750	S777	4620	389

Page 15 of 141 Version: 0.26



		ı			1	1								1			1	1	
No.	Name	Х	Υ	No.	Name	Х	Υ												
751	S776	4605	244	801	S726	3855	244	851	S676	3105	244	901	S626	2355	244	951	S576	1605	244
752	S775	4590	389	802	S725	3840	389	852	S675	3090	389	902	S625	2340	389	952	S575	1590	389
753	S774	4575	244	803	S724	3825	244	853	S674	3075	244	903	S624	2325	244	953	S574	1575	244
754	S773	4560	389	804	S723	3810	389	854	S673	3060	389	904	S623	2310	389	954	S573	1560	389
755	S772	4545	244	805	S722	3795	244	855	S672	3045	244	905	S622	2295	244	955	S572	1545	244
756	S771	4530	389	806	S721	3780	389	856	S671	3030	389	906	S621	2280	389	956	S571	1530	389
757	S770	4515	244	807	S720	3765	244	857	S670	3015	244	907	S620	2265	244	957	S570	1515	244
758	S769	4500	389	808	S719	3750	389	858	S669	3000	389	908	S619	2250	389	958	S569	1500	389
759	S768	4485	244	809	S718	3735	244	859	S668	2985	244	909	S618	2235	244	959	S568	1485	244
760	S767	4470	389	810	S717	3720	389	860	S667	2970	389	910	S617	2220	389	960	S567	1470	389
761	S766	4455	244	811	S716	3705	244	861	S666	2955	244	911	S616	2205	244	961	S566	1455	244
762	S765	4440	389	812	S715	3690	389	862	S665	2940	389	912	S615	2190	389	962	S565	1440	389
763	S764	4425	244	813	S714	3675	244	863	S664	2925	244	913	S614	2175	244	963	S564	1425	244
764	S763	4410	389	814	S713	3660	389	864	S663	2910	389	914	S613	2160	389	964	S563	1410	389
765	S762	4395	244	815	S712	3645	244	865	S662	2895	244	915	S612	2145	244	965	S562	1395	244
766	S761	4380	389	816	S711	3630	389	866	S661	2880	389	916	S611	2130	389	966	S561	1380	389
767	S760	4365	244	817	S710	3615	244	867	S660	2865	244	917	S610	2115	244	967	S560	1365	244
768	S759	4350	389	818	S709	3600	389	868	S659	2850	389	918	S609	2100	389	968	S559	1350	389
769	S758	4335	244	819	S708	3585	244	869	S658	2835	244	919	S608	2085	244	969	S558	1335	244
770	S757	4320	389	820	S707	3570	389	870	S657	2820	389	920	S607	2070	389	970	S557	1320	389
771	S756	4305	244	821	S706	3555	244	871	S656	2805	244	921	S606	2055	244	971	S556	1305	244
772	S755	4290	389	822	S705	3540	389	872	S655	2790	389	922	S605	2040	389	972	S555	1290	389
773	S754	4275	244	823	S704	3525	244	873	S654	2775	244	923	S604	2025	244	973	S554	1275	244
774	S753	4260	389	824	S703	3510	389	874	S653	2760	389	924	S603	2010	389	974	S553	1260	389
775	S752	4245	244	825	S702	3495	244	875	S652	2745	244	925	S602	1995	244	975	S552	1245	244
776	S751	4230	389	826	S701	3480	389	876	S651	2730	389	926	S601	1980	389	976	S551	1230	389
777	S750	4215	244	827	S700	3465	244	877	S650	2715	244	927	S600	1965	244	977	S550	1215	244
778	S749	4200	389	828	S699	3450	389	878	S649	2700	389	928	S599	1950	389	978	S549	1200	389
779	S748	4185	244	829	S698	3435	244	879	S648	2685	244	929	S598	1935	244	979	S548	1185	244
780	S747	4170	389	830	S697	3420	389	880	S647	2670	389	930	S597	1920	389	980	S547	1170	389
781	S746	4155	244	831	S696	3405	244	881	S646	2655	244	931	S596	1905	244	981	S546	1155	244
782	S745	4140	389	832	S695	3390	389	882	S645	2640	389	932	S595	1890	389	982	S545	1140	389
783	S744	4125	244	833	S694	3375	244	883	S644	2625	244	933	S594	1875	244	983	S544	1125	244
784	S743	4110	389	834	S693	3360	389	884	S643	2610	389	934	S593	1860	389	984	S543	1110	389
785	S742	4095	244	835	S692	3345	244	885	S642	2595	244	935	S592	1845	244	985	S542	1095	244
786	S741	4080	389	836	S691	3330	389	886	S641	2580	389	936	S591	1830	389	986	S541	1080	389
787	S740	4065	244	837	S690	3315	244	887	S640	2565	244	937	S590	1815	244	987	S540	1065	244
788	S739	4050	389	838	S689	3300	389	888	S639	2550	389	938	S589	1800	389	988	S539	1050	389
789	S738	4035	244	839	S688	3285	244	889	S638	2535	244	939	S588	1785	244	989	S538	1035	244
790	S737	4020	389	840	S687	3270	389	890	S637	2520	389	940	S587	1770	389	990	S537	1020	389
791	S736	4005	244	841	S686	3255	244	891	S636	2505	244	941	S586	1755	244	991	S536	1005	244
792	S735	3990	389	842	S685	3240	389	892	S635	2490	389	942	S585	1740	389	992	S535	990	389
793	S734	3975	244	843	S684	3225	244	893	S634	2475	244	943	S584	1725	244	993	S534	975	244
794	S733	3960	389	844	S683	3210	389	894	S633	2460	389	944	S583	1710	389	994	S533	960	389
795	S732	3945	244	845	S682	3195	244	895	S632	2445	244	945	S582	1695	244	995	S532	945	244
796	S731	3930	389	846	S681	3180	389	896	S631	2430	389	946	S581	1680	389	996	S531	930	389
797	S730	3915	244	847	S680	3165	244	897	S630	2415	244	947	S580	1665	244	997	S530	915	244
798	S729	3900	389	848	S679	3150	389	898	S629	2400	389	948	S579	1650	389	998	S529	900	389
799	S728	3885	244	849	S678	3135	244	899	S628	2385	244	949	S578	1635	244	999	S528	885	244
800	S727	3870	389	850	S677	3120	389	900	S627	2370	389	950	S577	1620	389	1000	S527	870	389

Page 16 of 141 Version: 0.26



														ı					T I
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
1001	S526	855	244	1051	S480	-180	389	1101	S430	-930	389	1151	S380	-1680	389	1201	S330	-2430	389
1002	S525	840	389	1052	S479	-195	244	1102	S429	-945	244	1152	S379	-1695	244	1202	S329	-2445	244
1003	S524	825	244	1053	S478	-210	389	1103	S428	-960	389	1153	S378	-1710	389	1203	S328	-2460	389
1004	S523	810	389	1054	S477	-225	244	1104	S427	-975	244	1154	S377	-1725	244	1204	S327	-2475	244
1005	S522	795	244	1055	S476	-240	389	1105	S426	-990	389	1155	S376	-1740	389	1205	S326	-2490	389
1006	S521	780	389	1056	S475	-255	244	1106	S425	-1005	244	1156	S375	-1755	244	1206	S325	-2505	244
1007	S520	765	244	1057	S474	-270	389	1107	S424	-1020	389	1157	S374	-1770	389	1207	S324	-2520	389
1008	S519	750	389	1058	S473	-285	244	1108	S423	-1035	244	1158	S373	-1785	244	1208	S323	-2535	244
1009	S518	735	244	1059	S472	-300	389	1109	S422	-1050	389	1159	S372	-1800	389	1209	S322	-2550	389
1010	S517	720	389	1060	S471	-315	244	1110	S421	-1065	244	1160	S371	-1815	244	1210	S321	-2565	244
1011	S516	705	244	1061	S470	-330	389	1111	S420	-1080	389	1161	S370	-1830	389	1211	S320	-2580	389
1012	S515	690	389	1062	S469	-345	244	1112	S419	-1095	244	1162	S369	-1845	244	1212	S319	-2595	244
1013	S514	675	244	1063	S468	-360	389	1113	S418	-1110	389	1163	S368	-1860	389	1213	S318	-2610	389
1014	S513	660	389	1064	S467	-375	244	1114	S417	-1125	244	1164	S367	-1875	244	1214	S317	-2625	244
1015	S512	645	244	1065	S466	-390	389	1115	S416	-1140	389	1165	S366	-1890	389	1215	S316	-2640	389
1016	S511	630	389	1066	S465	-405	244	1116	S415	-1155	244	1166	S365	-1905	244	1216	S315	-2655	244
1017	S510	615	244	1067	S464	-420	389	1117	S414	-1170	389	1167	S364	-1920	389	1217	S314	-2670	389
1018	S509	600	389	1068	S463	-435	244	1118	S413	-1185	244	1168	S363	-1935	244	1218	S313	-2685	244
1019	S508	585	244	1069	S462	-450	389	1119	S412	-1200	389	1169	S362	-1950	389	1219	S312	-2700	389
1020	S507	570	389	1070	S461	-465	244	1120	S411	-1215	244	1170	S361	-1965	244	1220	S311	-2715	244
1021	S506	555	244	1071	S460	-480	389	1121	S410	-1230	389	1171	S360	-1980	389	1221	S310	-2730	389
1022	S505	540	389	1072	S459	-495	244	1122	S409	-1245	244	1172	S359	-1995	244	1222	S309	-2745	244
1023	S504	525	244	1073	S458	-510	389	1123	S408	-1260	389	1173	S358	-2010	389	1223	S308	-2760	389
1024	S503	510	389	1074	S457	-525	244	1124	S407	-1275	244	1174	S357	-2025	244	1224	S307	-2775	244
1025	S502	495	244	1075	S456	-540	389	1125	S406	-1290	389	1175	S356	-2040	389	1225	S306	-2790	389
1026	S501	480	389	1076	S455	-555	244	1126	S405	-1305	244	1176	S355	-2055	244	1226	S305	-2805	244
1027	S500	465	244	1077	S454	-570	389	1127	S404	-1320	389	1177	S354	-2070	389	1227	S304	-2820	389
1028	S499	450	389	1078	S453	-585	244	1128	S403	-1335	244	1178	S353	-2085	244	1228	S303	-2835	244
1029	S498	435	244	1079	S452	-600	389	1129	S402	-1350	389	1179	S352	-2100	389	1229	S302	-2850	389
1030	S497	420	389	1080	S451	-615	244	1130	S401	-1365	244	1180	S351	-2115	244	1230	S301	-2865	244
1031	S496	405	244	1081	S450	-630	389	1131	S400	-1380	389	1181	S350	-2130	389	1231	S300	-2880	389
1032	S495	390	389	1082	S449	-645	244	1132	S399	-1395	244	1182	S349	-2145	244	1232	S299	-2895	244
1033	S494	375	244	1083	S448	-660	389	1133	S398	-1410	389	1183	S348	-2160	389	1233	S298	-2910	389
1034	S493	360	389	1084	S447	-675	244	1134	S397	-1425	244	1184	S347	-2175	244	1234	S297	-2925	244
1035	S492	345	244	1085	S446	-690	389	1135	S396	-1440	389	1185	S346	-2190	389	1235	S296	-2940	389
1036	S491	330	389	1086	S445	-705	244	1136	S395	-1455	244	1186	S345	-2205	244	1236	S295	-2955	244
1037	S490	315	244	1087	S444	-720	389	1137	S394	-1470	389	1187	S344	-2220	389	1237	S294	-2970	389
1038	S489	300	389	1088	S443	-735	244	1138	S393	-1485	244	1188	S343	-2235	244	1238	S293	-2985	244
1039	S488	285	244	1089	S442	-750	389	1139	S392	-1500	389	1189	S342	-2250	389	1239	S292	-3000	389
1040	S487	270	389	1090	S441	-765	244	1140	S391	-1515	244	1190	S341	-2265	244	1240	S291	-3015	244
1041	S486	255	244	1091	S440	-780	389	1141	S390	-1530	389	1191	S340	-2280	389	1241	S290	-3030	389
1042	S485	240	389	1092	S439	-795	244	1142	S389	-1545	244	1192	S339	-2295	244	1242	S289	-3045	244
1043	S484	225	244	1093	S438	-810	389	1143	S388	-1560	389	1193	S338	-2310	389	1243	S288	-3060	389
1044	S483	210	389	1094	S437	-825	244	1144	S387	-1575	244	1194	S337	-2325	244	1244	S287	-3075	244
1045	S482	195	244	1095	S436	-840	389	1145	S386	-1590	389	1195	S336	-2340	389	1245	S286	-3090	389
1046	S481	180	389	1096	S435	-855	244	1146	S385	-1605	244	1196	S335	-2355	244	1246	S285	-3105	244
1047	V1T	165	244	1097	S434	-870	389	1147	S384	-1620	389	1197	S334	-2370	389	1247	S284	-3120	389
1048	DUMMY	150	389	1098	S433	-885	244	1148	S383	-1635	244	1198	S333	-2385	244	1248	S283	-3135	244
1049	DUMMY	-150	389	1099	S432	-900	389	1149	S382	-1650	389	1199	S332	-2400	389	1249	S282	-3150	389
1050	V62T	-165	244	1100	S431	-915	244	1150	S381	-1665	244	1200	S331	-2415	244	1250	S281	-3165	244

Page 17 of 141 Version: 0.26



						l													
No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ
1251	S280	-3180	389	1301	S230	-3930	389	1351	S180	-4680	389	1401	S130	-5430	389	1451	S80	-6180	389
1252	S279	-3195	244	1302	S229	-3945	244	1352	S179	-4695	244	1402	S129	-5445	244	1452	S79	-6195	244
1253	S278	-3210	389	1303	S228	-3960	389	1353	S178	-4710	389	1403	S128	-5460	389	1453	S78	-6210	389
1254	S277	-3225	244	1304	S227	-3975	244	1354	S177	-4725	244	1404	S127	-5475	244	1454	S77	-6225	244
1255	S276	-3240	389	1305	S226	-3990	389	1355	S176	-4740	389	1405	S126	-5490	389	1455	S76	-6240	389
1256	S275	-3255	244	1306	S225	-4005	244	1356	S175	-4755	244	1406	S125	-5505	244	1456	S75	-6255	244
1257	S274	-3270	389	1307	S224	-4020	389	1357	S174	-4770	389	1407	S124	-5520	389	1457	S74	-6270	389
1258	S273	-3285	244	1308	S223	-4035	244	1358	S173	-4785	244	1408	S123	-5535	244	1458	S73	-6285	244
1259	S272	-3300	389	1309	S222	-4050	389	1359	S172	-4800	389	1409	S122	-5550	389	1459	S72	-6300	389
1260	S271	-3315	244	1310	S221	-4065	244	1360	S171	-4815	244	1410	S121	-5565	244	1460	S71	-6315	244
1261	S270	-3330	389	1311	S220	-4080	389	1361	S170	-4830	389	1411	S120	-5580	389	1461	S70	-6330	389
1262	S269	-3345	244	1312	S219	-4095	244	1362	S169	-4845	244	1412	S119	-5595	244	1462	S69	-6345	244
1263	S268	-3360	389	1313	S218	-4110	389	1363	S168	-4860	389	1413	S118	-5610	389	1463	S68	-6360	389
1264	S267	-3375	244	1314	S217	-4125	244	1364	S167	-4875	244	1414	S117	-5625	244	1464	S67	-6375	244
1265	S266	-3390	389	1315	S216	-4140	389	1365	S166	-4890	389	1415	S116	-5640	389	1465	S66	-6390	389
1266	S265	-3405	244	1316	S215	-4155	244	1366	S165	-4905	244	1416	S115	-5655	244	1466	S65	-6405	244
1267	S264	-3420	389	1317	S214	-4170	389	1367	S164	-4920	389	1417	S114	-5670	389	1467	S64	-6420	389
1268	S263	-3435	244	1318	S213	-4185	244	1368	S163	-4935	244	1418	S113	-5685	244	1468	S63	-6435	244
1269	S262	-3450	389	1319	S212	-4200	389	1369	S162	-4950	389	1419	S112	-5700	389	1469	S62	-6450	389
1270	S261	-3465	244	1320	S211	-4215	244	1370	S161	-4965	244	1420	S111	-5715	244	1470	S61	-6465	244
1271	S260	-3480	389	1321	S210	-4230	389	1371	S160	-4980	389	1421	S110	-5730	389	1471	S60	-6480	389
1272	S259	-3495	244	1322	S209	-4245	244	1372	S159	-4995	244	1422	S109	-5745	244	1472	S59	-6495	244
1273	S258	-3510	389	1323	S208	-4260	389	1373	S158	-5010	389	1423	S108	-5760	389	1473	S58	-6510	389
1274	S257	-3525	244	1324	S207	-4275	244	1374	S157	-5025	244	1424	S107	-5775	244	1474	S57	-6525	244
1275	S256	-3540	389	1325	S206	-4290	389	1375	S156	-5040	389	1425	S106	-5790	389	1475	S56	-6540	389
1276	S255	-3555	244	1326	S205	-4305	244	1376	S155	-5055	244	1426	S105	-5805	244	1476	S55	-6555	244
1277	S254	-3570	389	1327	S204	-4320	389	1377	S154	-5070	389	1427	S104	-5820	389	1477	S54	-6570	389
1278	S253	-3585	244	1328	S203	-4335	244	1378	S153	-5085	244	1428	S103	-5835	244	1478	S53	-6585	244
1279	S252	-3600	389	1329	S202	-4350	389	1379	S152	-5100	389	1429	S102	-5850	389	1479	S52	-6600	389
1280	S251	-3615	244	1330	S201	-4365	244	1380	S151	-5115	244	1430	S101	-5865	244	1480	S51	-6615	244
1281	S250	-3630	389	1331	S200	-4380	389	1381	S150	-5130	389	1431	S100	-5880	389	1481	S50	-6630	389
1282	S249	-3645	244	1332	S199	-4395	244	1382	S149	-5145	244	1432	S99	-5895	244	1482	S49	-6645	244
1283	S248	-3660	389	1333	S198	-4410	389	1383	S148	-5160	389	1433	S98	-5910	389	1483	S48	-6660	389
1284	S247	-3675	244	1334	S197	-4425	244	1384	S147	-5175		1434	S97	-5925	244	1484	S47	-6675	244
1285	S246	-3690	389	1335	S196	-4440	389	1385	S146	-5190	389	1435	S96	-5940	389	1485	S46	-6690	389
1286	S245	-3705	244	1336	S195	-4455	244	1386	S145	-5205	244	1436	S95	-5955	244	1486	S45	-6705	244
1287	S244	-3720	389	1337	S194	-4470	389	1387	S144	-5220	389	1437	S94	-5970	389	1487	S44	-6720	389
1288	S243	-3735	244	1338	S193	-4485	244	1388	S143	-5235	244	1438	S93	-5985	244	1488	S43	-6735	244
1289	S242	-3750	389	1339	S192	-4500	389	1389	S142	-5250	389	1439	S92	-6000	389	1489	S42	-6750	389
1290	S241	-3765	244	1340	S191	-4515	244	1390	S141	-5265	244	1440	S91	-6015	244	1490	S41	-6765	244
1291	S240	-3780	389	1341	S190	-4530	389	1391	S140	-5280	389	1441	S90	-6030	389	1491	S40	-6780	389
1292	S239	-3795	244	1342	S189	-4545	244	1392	S139	-5295	244	1442	S89	-6045	244	1492	S39	-6795	244
1293	S238	-3810	389	1343	S188	-4560	389	1393	S138	-5310	389	1443	S88	-6060	389	1493	S38	-6810	389
1294	S237	-3825	244	1344	S187	-4575	244	1394	S137	-5325	244	1444	S87	-6075	244	1494	S37	-6825	244
1294	S236	-3840	389	1345	S186	-4575 -4590	389	1394	S136	-5340		1445	S86	-6090	389	1494	S36	-6840	389
	S235	-3855									389								
1296			244	1346	S185	-4605 4620	244	1396	S135	-5355 5370	244	1446	S85	-6105	244	1496	S35	-6855	244
1297	S234	-3870	389	1347	S184	-4620 4625	389	1397	S134	-5370	389	1447	S84	-6120	389	1497	S34	-6870	389
1298	S233	-3885	244	1348	S183	-4635 4650	244	1398	S133	-5385	244	1448	S83	-6135	244	1498	S33	-6885	244
1299	S232	-3900	389	1349	S182	-4650	389	1399	S132	-5400	389	1449	S82	-6150	389	1499	S32	-6900	389
1300	S231	-3915	244	1350	S181	-4665	244	1400	S131	-5415	244	1450	S81	-6165	244	1500	S31	-6915	244

Page 18 of 141 Version: 0.26



	News		V		None		\ \		Maria			<u> </u>	Maria	ν,	\ \		News		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
No.	Name	X	Y	No.	Name	X 7000	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y 200
1501	S30	-6930	389	1551	G448	-7830	389	1601	G348	-8580	389	1651	G248	-9330	389	1701	G148	-10080	389
1502	S29	-6945	244	1552	G446	-7845	244	1602	G346	-8595	244	1652	G246	-9345	244	1702	G146	-10095	244
1503	S28	-6960	389	1553	G444	-7860	389	1603	G344	-8610	389	1653	G244	-9360	389	1703	G144	-10110	389
1504	S27	-6975	244	1554	G442	-7875	244	1604	G342	-8625	244	1654	G242	-9375	244	1704	G142	-10125	244
1505	S26	-6990	389	1555	G440	-7890	389	1605	G340	-8640	389	1655	G240	-9390	389	1705	G140	-10140	389
1506	S25	-7005	244	1556	G438	-7905	244	1606	G338	-8655	244	1656	G238	-9405	244	1706	G138	-10155	244
1507	S24	-7020	389	1557	G436	-7920	389	1607	G336	-8670	389	1657	G236	-9420	389	1707	G136	-10170	389
1508	S23	-7035	244	1558	G434	-7935	244	1608	G334	-8685	244	1658	G234	-9435	244	1708	G134	-10185	244
1509	S22	-7050	389	1559	G432	-7950	389	1609	G332	-8700	389	1659	G232	-9450	389	1709	G132	-10200	389
1510	S21	-7065	244	1560	G430	-7965	244	1610	G330	-8715	244	1660	G230	-9465	244	1710	G130	-10215	244
1511	S20	-7080	389	1561	G428	-7980	389	1611	G328	-8730	389	1661	G228	-9480	389	1711	G128	-10230	389
1512	S19	-7095	244	1562	G426	-7995	244	1612	G326	-8745	244	1662	G226	-9495	244	1712	G126	-10245	244
1513	S18	-7110	389	1563	G424	-8010	389	1613	G324	-8760	389	1663	G224	-9510	389	1713	G124	-10260	389
1514	S17	-7125	244	1564	G422	-8025	244	1614	G322	-8775	244	1664	G222	-9525	244	1714	G122	-10275	244
1515	S16	-7140	389	1565	G420	-8040	389	1615	G320	-8790	389	1665	G220	-9540	389	1715	G120	-10290	389
1516	S15	-7155	244	1566	G418	-8055	244	1616	G318	-8805	244	1666	G218	-9555	244	1716	G118	-10305	244
1517	S14	-7170	389	1567	G416	-8070	389	1617	G316	-8820	389	1667	G216	-9570	389	1717	G116	-10320	389
1518	S13	-7185	244	1568	G414	-8085	244	1618	G314	-8835	244	1668	G214	-9585	244	1718	G114	-10335	244
1519	S12	-7200	389	1569	G412	-8100	389	1619	G312	-8850	389	1669	G212	-9600	389	1719	G112	-10350	389
1520	S11	-7215	244	1570	G410	-8115	244	1620	G310	-8865	244	1670	G210	-9615	244	1720	G110	-10365	244
1521	S10	-7230	389	1571	G408	-8130	389	1621	G308	-8880	389	1671	G208	-9630	389	1721	G108	-10380	389
1522	S9	-7245	244	1572	G406	-8145	244	1622	G306	-8895	244	1672	G206	-9645	244	1722	G106	-10395	244
1523	S8	-7260	389	1573	G404	-8160	389	1623	G304	-8910	389	1673	G204	-9660	389	1723	G104	-10410	389
1524	S7	-7275	244	1574	G402	-8175	244	1624	G302	-8925	244	1674	G202	-9675	244	1724	G102	-10425	244
1525	S6	-7290	389	1575	G400	-8190	389	1625	G300	-8940	389	1675	G200	-9690	389	1725	G100	-10440	389
1526	S5	-7305	244	1576	G398	-8205	244	1626	G298	-8955	244	1676	G198	-9705	244	1726	G98	-10455	244
1527	S4	-7320	389	1577	G396	-8220	389	1627	G296	-8970	389	1677	G196	-9720	389	1727	G96	-10470	389
1528	S3	-7335	244	1578	G394	-8235	244	1628	G294	-8985	244	1678	G194	-9735	244	1728	G94	-10485	244
1529	S2	-7350	389	1579	G392	-8250	389	1629	G292	-9000	389	1679	G192	-9750	389	1729	G92	-10500	389
1530	S1	-7365	244	1580	G390	-8265	244	1630	G290	-9015	244	1680	G190	-9765	244	1730	G90	-10515	244
1531	DUMMY	-7380	389	1581	G388	-8280	389	1631	G288	-9030	389	1681	G188	-9780	389	1731	G88	-10530	389
1532	DUMMY	-7395	244	1582	G386	-8295	244	1632	G286	-9045	244	1682	G186	-9795	244	1732	G86	-10545	244
1533	DUMMY	-7560	389	1583	G384	-8310	389	1633	G284	-9060	389	1683	G184	-9810	389	1733	G84	-10560	389
1534	DUMMY	-7575	244	1584	G382	-8325	244	1634	G282	-9075	244	1684	G182	-9825	244	1734	G82	-10575	244
1535	G480	-7590	389	1585	G380	-8340	389	1635	G280	-9090	389	1685	G180	-9840	389	1735	G80	-10590	389
1536	G478	-7605	244	1586	G378	-8355	244	1636	G278	-9105	244	1686	G178	-9855	244	1736	G78	-10605	244
1537	G476	-7620	389	1587	G376	-8370	389	1637	G276	-9120	389	1687	G176	-9870	389	1737	G76	-10620	389
1538	G474	-7635	244	1588	G374	-8385	244	1638	G274	-9135	244	1688	G174	-9885	244	1738	G74	-10635	244
1539	G472	-7650	389	1589	G372	-8400	389	1639	G272	-9150	389	1689	G172	-9900	389	1739	G72	-10650	389
1540	G470	-7665	244	1590	G370	-8415	244	1640	G270	-9165	244	1690	G170	-9915	244	1740	G70	-10665	244
1541	G468	-7680	389	1591	G368	-8430	389	1641	G268	-9180	389	1691	G168	-9930	389	1741	G68	-10680	389
1542	G466	-7695	244	1592	G366	-8445	244	1642	G266	-9195	244	1692	G166	-9945	244	1742	G66	-10695	244
1543	G464	-7710	389	1593	G364	-8460	389	1643	G264	-9210	389	1693	G164	-9960	389	1743	G64	-10710	389
1544	G462	-7725	244	1594	G362	-8475	244	1644	G262	-9225	244	1694	G162	-9975	244	1744	G62	-10725	244
1545	G460	-7740	389	1595	G360	-8490	389	1645	G260	-9240	389	1695	G160	-9990	389	1745	G60	-10740	389
1546	G458	-7755	244	1596	G358	-8505	244	1646	G258	-9255	244	1696	G158	-10005	244	1746	G58	-10755	244
1547	G456	-7770	389	1597	G356	-8520	389	1647	G256	-9270	389	1697	G156	-10020	389	1747	G56	-10770	389
1548	G454	-7785	244	1598	G354	-8535	244	1648	G254	-9285	244	1698	G154	-10035	244	1748	G54	-10785	244
1549	G452	-7800	389	1599	G352	-8550	389	1649	G252	-9300	389	1699	G152	-10050	389	1749	G52	-10800	389
1550	G450	-7815	244	1600	G350	-8565	244	1650	G250	-9315	244	1700	G150	-10065	244	1750	G50	-10815	244

Page 19 of 141 Version: 0.26








No.	Name	Х	Υ
1751	G48	-10830	389
1752	G46	-10845	244
1753	G44	-10860	389
1754	G42	-10875	244
1755	G40	-10890	389
1756	G38	-10905	244
1757	G36	-10920	389
1758	G34	-10935	244
1759	G32	-10950	389
1760	G30	-10965	244
1761	G28	-10980	389
1762	G26	-10995	244
1763	G24	-11010	389
1764	G22	-11025	244
1765	G20	-11040	389
1766	G18	-11055	244
1767	G16	-11070	389
1768	G14	-11085	244
1769	G12	-11100	389
1770	G10	-11115	244
1771	G8	-11130	389
1772	G6	-11145	244
1773	G4	-11160	389
1774	G2	-11175	244
1775	DUMMY	-11190	389
1776	DUMMY	-11205	244
			_
Alignmen	t mark -Left	-11300	-400
Alignment	mark -Right	11300	-400

Page 20 of 141 Version: 0.26









Page 21 of 141 Version: 0.26





6. Block Function Description

Interface

The ILI9481 incorporates command method 18-/16-/9-/8-bits bus display command interface, which consists of 8 bits command registers and 8 bits parameter registers. Parameter registers consist of 8 bits write data register (WDR) and 8bit read data register (RDR).

WDR stores data to be written into GRAM or parameters temporarily while RDR stores data read out from GRAM temporarily. When data is written from microcomputer to GRAM, the ILI9481 writes firstly to WDR, and then the data is written to GRAM automatically by internal operation. Because read out operation from GRAM is conducted through RDR, first read out data is invalid. Normal data is read out from 2nd read out data.

Register	selection		
			- Operation
DCX	RDX	WRX	Operation
0	1	1	Command
1	1	1	Read parameter
1	1	1	Write parameter

Address Counter (AC)

Address counter (AC) gives address to GRAM. When command setting address is written to CDR, the data is transferred from CDR to AC.

When data is written to GRAM, address counter (AC) increments by +1 or -1 automatically. AC after data is read out increments by +1 or -1 likewise. The ILI9481 writes data to only rectangular area that was specified by GRAM.

Graphic RAM (GRAM)

The graphic RAM (GRAM) stores 345,600 byte bit pattern data using 18 bits for one pixel, enabling a maximum 320RGB x 480 dot graphic display at the maximum.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the γ correction register. The ILI9481 displays 262,144 colors at the maximum.

Power Supply Circuit

The power supply circuit generates supply voltages to a-TFT panel, VREG1OUT, VGH, VGL, VCOMH and VCOML.

Timing Generating

The timing generator generates timing signals for internal circuits such as the internal GRAM. The timing for display operation such as RAM read operation and the timing for internal operation such as RAM access by MPU is outputted separately so that they do not interfere with each other.

Page 22 of 141 Version: 0.26





Oscillator

The ILI9481 incorporates RC oscillator circuit. The frame frequency is changeable by command settings.

Panel Driver Circuit

The liquid crystal display driver circuit consists of 960 source drivers (S1~S960). Display pattern data is latched when 960 byte data is input. This latched data controls source drivers and outputs drive waveform.

The shift direction of 960-bit output from the source driver can be changed by setting commands.

The gate driver consists of 480 gate drivers (G1~G480) and outputs either VGH or VGL level. The shift direction of gate driver is set by GS bit. Scan direction of gate driver is set by SM bit enabling users to set the ILI9481 so that it suits mounting method

Page 23 of 141 Version: 0.26






7. Function Description

7.1. Display Bus Interface (DBI)

The ILI9481 uses a 22-wires 18-bit parallel interface. The chip-select CSX (active low) enables and disables the DBI interface. RESX (active low) is an external reset signal. WRX is the data write, RDX is the data read and D[17:0] is parallel DBI data. There are four 18/16/9/8-bit types interface supported for the display data transfer. The Graphics Controller Chip reads the data at the rising edge of RDX signal. The D/CX is data/command flag. When D/CX = "1", D17 to D0 bits are display RAM data or command parameters. When D/CX = "0" D7 to D0 bits are commands.



Page 24 of 141 Version: 0.26







7.1.1. Write Cycle

During a write cycle the host processor sends data to the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]), sixteen (D[15:0]) or eighteen (D[17:0]) information signals. WRX is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of WRX. D/CX is driven low while command information is on the interface and is pulled high when data is present.

The following figure shows a write cycle for the type B interface.






Page 25 of 141 Version: 0.26




7.1.2. Read Cycle

During a read cycle the host processor reads data from the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]), sixteen (D[15:0]) or eighteen (D[17:0]) information signals. RDX is driven from high to low then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX. D/CX is driven high during the read cycle.

The following figure shows the read cycle for the type B interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read Data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

Page 26 of 141 Version: 0.26





DBI Type B Interface

18-bit data bus DB[17:0] interface, IM[2:0] = 000

	Set_pixel_format	DFM	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Command/Parameter Write	*	*	/							$\overline{}$			D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command/Parameter Read	*	*		$\overline{}$						$\overline{}$		$\overline{}$	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
	Set_pixel_format	DFM	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp Frame Memory Write		DFM *	DB17	DB16	DB15 R[3]	DB14	DB13	DB12 R[0]	DB11 G[5]	DB10 G[4]	_	_		_	DB5	DB4	DB3			DB0

16-bit data bus DB[15:0] interface, IM[2:0] = 010

1	Cat airel farmet	IDEM	IDD45	IDD44	IDD40	IDD40	DD44	IDD40	DDO	DDO	DD7	DDC	DDC	DD4	DD2	חחח	DD4	DDA
	Set_pixel_format	DEM	INR 12	JDB14	FIDR13	DR12	DB11	IDRJO	DR8	DB8	DR/	DRP	DR2	DB4	DR3	DRZ	DRJ	DR0
Command/Parameter Write	*	*					$\overline{}$			$\overline{}$	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command/Parameter Read	*	*					$\overline{}$				D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
	Set_pixel_format	DFM	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
16bpp Frame Memory Write	3'h5	*	R4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]		G[2]							
Frame Memory Read	*	*	r4]	r[3]	r[2]	r[1]		g[5]	g[4]	g[3]	g[2]	g[1]	g[0]					
						Firs	t Tran	nsfer							Seco	nd Tra	nsfer	

	Set_pixel_format	DFM	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]
18bpp Frame Memory Write	3'h6	0	R1[5:0]		G1[5:0]				R2[5:0]		G2[5:0]			
Tobpp I fame Welliory Write	3110	1			R1[5:0]		G1[5:0]						R2[5:0]	
		_												
		[First Ti	ransfer			Second 7	Transfer			Third T	ransfer	
	Set_pixel_format	DFM	DB[15:10]	First Ti DB[9:8]	ransfer DB[7:2]	DB[1:0]	DB[15:10]	Second 7 DB[9:8]	Transfer DB[7:2]	DB[1:0]	DB[15:10]	Third T DB[9:8]		DB[1:0]
Frame Memory Read	Set_pixel_format	DFM 0	DB[15:10] r1[5:0]			DB[1:0]	DB[15:10] b1[5:0]			DB[1:0]	DB[15:10] g2[5:0]			DB[1:0]

9-bit data bus DB[8:0] interface, IM[2:0] = 001

	Set_pixel_format	DFM	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0									
Command/Parameter Write	*	*		D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]									
Command/Parameter Read	*	*		D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]									
						Firs	t Tran	sfer							Seco	nd Tra	nsfer			
	Set_pixel_format	DFM	DB8	DB7	DB6	Firs DB5			DB2	DB1	DB0	DB8	DB7	DB6				DB2	DB1	DB0
18bpp Frame Memory Write		DFM *	DB8	DB7	_	DB5	DB4		DB2	DB1	DB0 G[3]	_	G[1]	G[0]	DB5	DB4	DB3	DB2 B[2] b[2]	B[1]	B[0]

8-bit data bus DB[7:0] interface, IM[2:0] = 011

Set_pixel_format DFM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0																										
Command/Parameter Read * * D[7] D[6] D[5] D[6] D[6] D[6] D[6] D[7] D[9] D[Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	1														
First Transfer Second Tran	Command/Parameter Write	*	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	1														
Set_pixel_format DFM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Command/Parameter Read	*	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]															
Set_pixel_format DFM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	·																									
16bpp Frame Memory Write 3*h5 * R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0] Frame Memory Read * R[4] R[3] R[2] R[1] R[0] G[5] G[4] G[3] G[2] G[1] G[0] B[4] B[3] B[2] B[1] B[0] B[0] B[0] B[0] B[0] B[0] B[0] B[0] B[0]							First T	ransfe	r					S	econd	Transf	fer									
Frame Memory Read * ' ' ' ' ' ' ' ' ' ' ' '		Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0							
First Transfer Second Transfer Second Transfer Third Transfer Third Transfer	16bpp Frame Memory Write	3'h5	*	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]											
Set_pixel_format DFM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB5 DB4 DB3 DB2 DB1 DB5 DB4 DB3 DB2 DB3 DB3	Frame Memory Read	*	*	r[4]	r[3]		r[1]	r[0]	g[5]	g[4]	g[3]	g[2]	g[1]	g[0]	b[4]											
Set_pixel_format DFM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB5 DB4 DB3 DB2 DB1 DB5 DB4 DB3 DB2 DB3 DB3																										
18bpp Frame Memory Write 3'h6 * R(5) R(4) R(3) R(2) R(1) R(0) G(5) G(4) G(3) G(2) G(1) G(0) B(5) B(4) B(3) B(2) B(1) B(0)							First T	ransfe	r					S	econd	Transf	fer						Third T	ransfe	r	
		Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		DB6	DB5	DB4	DB3	DB2	DI
Frame Memory Read * 15 14 13 12 11 10	18bpp Frame Memory Write	3'h6	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]			G[5]	G[4]	G[3]	G[2]	G[1]	G[0]			B[5]						
	Frame Memory Read	*	*	r[5]	r[4]		r[2]	r[1]				g[5]	g[4]	g[3]	g[2]	g[1]	g[0]			b[5]						

16-bit data extend to 18-bit

									F	rame N	1emor	y Data	(18bp)	p)						
Se	t_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	18bpp	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
		2'h0	R4]	R[3]	R[2]	R[1]	R[0]	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						0
	16bpp	2'h1	R4]	R[3]	R[2]	R[1]	R[0]	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						1
		2'h2	R4]	R[3]	R[2]	R[1]	R[0]	R4]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	B[4]

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 27 of 141 Version: 0.26






7.2. Serial Interface (Type C)

7.2.1. Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The Type C interface utilizes CSX, SCL and SDA or DOUT signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.


The following figure shows the write cycle for the type C interface.



Note: SCL is an unsynchronized signal; it can be stopped.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight write cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.


The type C interface write sequences are described in the following Figure



DBI Type C Interface Write Sequence - Option 1

Page 28 of 141 Version: 0.26





DBI Type C Interface Write Sequence - Option 3

Note:

- 1. D7 is MSB and D0 is LSB of byte.
- 2. When the Interface control register (C6h) SDA_EN is set as '1', the DIN/SDA pin is bi-direction and DOUT pin is not used.
- 3. When the Interface control register (C6h) SDA_EN is set as '0', the DIN/SDA pin is uni-direction and DIN and DOUT pins are used for data write and read.

DBI Type C Interface IM[2:0]=101/111

											_															
	Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
3bpp Frame Memory Write	3'h1	0			R1[0]	G1[0]		R2[0]	G2[0]	B2[0]			R3[0]	G3[0]		R4[0]	G4[0]				R5[0]	G5[0]		R6[0]	G6[0]	B6[0]
Supp Frame Memory Write	3'h1	1		R1[0]	G1[0]			R2[0]	G2[0]	B2[0]		R3[0]	G3[0]			R4[0]	G4[0]			R5[0]	G5[0]	B5[0]	$\overline{}$	R6[0]	G6[0]	B6[0]
18bpp Frame Memory Write	3'h6	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]			G[5]	G[4]	G[3]	G[2]	G[1]	G[0]										
Frame Memory Read	*	*	r[5]	r[4]	RI31	r[2]	r[1]	r[0]			a[5]	a[4]	a[3]	a[2]	a[1]	a[0]										$\overline{}$

3/16-bit data extend to 18-bit

								F	rame N	1emor	y Data	(18bp)	p)						
Set_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
3bpp	*	RI01	RI01	RI01	RI01	RI01	RI01	G[0]	G[0]	G[0]	G[0]	G[0]	G[0]						

Page 29 of 141 Version: 0.26






7.2.2. Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The Type C interface utilizes CSX, SCL and DIN signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL. D/CX is driven during the read cycle if it is used in option 3.


The following figure shows the read cycle for the type C interface.



Note: SCL is an unsynchronized signal; it can be stopped.

During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight read cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.


The type C interface read sequences are shown in the following figures



Page 30 of 141 Version: 0.26




Note: D7 is MSB and D0 is LSB of byte.



7.2.3. Break and Pause Sequences


The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.



Page 31 of 141 Version: 0.26





Break can be e.g. another command or noise pulse.

Page 32 of 141 Version: 0.26






7.3. Display Pixel Interface (DPI)

In normal operation, systems based on DPI architecture rely on the host processor to continuously provide complete frames of image data at a sufficient frame rate to avoid flicker or other visible artifacts. The displayed image, or frame, is comprised of a rectangular array of pixels. The frame is transmitted from the host processor to a display module as a sequence of pixels, with each horizontal line of the image data sent as a group of consecutive pixels.

Vsync indicates the beginning of each frame of the displayed image.


Hsync signals the beginning of each horizontal line of pixels.

Each pixel value (16 or 18-bit data) is transferred from the host processor to the display module during one pixel period. The rising edge of PCLK is used by the display module to capture pixel data. Since PCLK runs continuously, control signal DE is required to indicate when valid pixel data is being transmitted on the pixel data signals.



Page 33 of 141 Version: 0.26





Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
PCLK Cycle	PCLK _{CYC}		-	88	-	ns
Horizontal Synchronization	Hsync		-	10	ı	PCLK
Horizontal Back Porch	HBP		-	20	-	PCLK
Horizontal Address	HAdr		-	320	-	PCLK
Horizontal Front Porch	HFP		-	40	ı	PCLK
Vertical Synchronization	Vsync		-	2	ı	Line
Vertical Back Porch	VBP		-	2	ı	Line
Vertical Address	VAdr		-	480	ı	Line
Vertical Front Porch	VFP		-	4	ı	Line
Vsync setup time	VSST				ı	Hz
Vsync hold time	VSHT				ı	Hz
Hsync setup time	HSST				ı	Hz
Hsync hold time	HSHT				ı	Hz
Data setup time	DST				ı	Hz
Data hold time	DHT				-	Hz
Vertical Frequency(*)				60	ı	Hz
Horizontal Frequency(*)			-	29.282	-	KHz
PCLK Frequency(*)			-	11.42Mhz	TBD	MHz

Notes:


- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Page 34 of 141 Version: 0.26




DB4 DB3 DB2 DB1 DB0

18bit DPI Interface Connection: set_pixel_format D[6:4]=3'h6: 18bpp



16bit DPI Interface Connection: set_pixel_format D[6:4]=3'h5: 16bpp

DB15 DB14 DB13 DB12 DB11



DB10 DB9 DB8 DB7 DB6 DB5

G[5] | G[4] | G[3] | G[2] | G[1] | G[0]

16-bit data extend to 18-bit

ILI9481 DPI Interface

		Frame Memory Data (18bpp)																	
Set_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
	2'h0	R4]	R[3]	R[2]	R[1]	R[0]	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						0
16bpp	2'h1	R4]	R[3]	R[2]	R[1]	R[0]	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						1
	2'h2	R4]	R[3]	R[2]	R[1]	R[0]	R4]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						

Page 35 of 141 Version: 0.26







8. Command

8.1. Command List

Operational Code (Hex)	Command	Command(C) /Read(R) /Write(W)	Number Of Parameter	MIPI DCS Type1	ILI9418		
				Requirement	Implementation		
00h	nop	С	0	Yes	Yes		
01h	soft_reset	С	0	Yes	Yes		
06h	get_red_channel	R	1	No	No		
07h	get_green_channel	R	1	No	No		
08h	get_blue_channel	R	1	No	No		
0Ah	get_power_mode	R	1	Yes	Yes		
0Bh	get_address_mode	R	1	Yes (Bit[7:0])	Yes (Bit[7:3]), Only)		
0Ch	get_pixel_format	R	1	Yes	Yes		
0Dh	get_display_mode	R	1	Yes	Yes		
0Eh	get_signal_mode	R	1	Yes	Yes		
0Fh	get_diagnostic _result	R	Bit7/6 : Yes Bit5/4 : Optional		Yes (Bit7/6 Only)		
10h	enter_sleep_mode	С	0	Yes	Yes		
11h	exit_sleep_mode	С	0	Yes	Yes		
12h	enter_partial_mode	С			Yes		
13h	enter_normal_mode	С	0	Yes	Yes		
20h	exit invert mode	С	0	Yes	Yes		
21h	enter invert mode	С	0	Yes	Yes		
26h	set_gamma_curve	W	1	Yes	No		
28h	set_display_off	С	0	Yes	Yes		
29h	set_display_on	С	0	Yes	Yes		
2Ah	set_column_address	W	4	Yes	Yes		
2Bh	set_page_address	W	4	Yes	Yes		
2Ch	write_memory_start	W	Variable	Yes	Yes		
2Dh	wite LUT	W	Variable	Optional	No		
2Eh	read_memory_start	R	Variable	Yes	Yes		
30h	set_partial_area	W	4	Yes	Yes		
33h	set_scroll_area	W	6	Yes	Yes		
34h	set tear off	С	0	Yes	Yes		
35h	set_tear_on	W	1	Yes	Yes		
36h	set_address_mode	W	1	Yes (Bit7-0)	Yes (Bit[7:3], Bit[1:0] Only)		
37h	set scroll start	W	2	Yes	Yes		
38h	exit idle mode	С	0	Yes	Yes		
39h	enter idle mode	C	0	Yes	Yes		
3Ah	set pixel format	W	1	Yes	Yes		
3Ch	write memory continue	W	Variable	Yes	Yes		
3Eh	read memory continue	R	Variable	Yes	Yes		
3 <u>∟ıı</u> 44h	set tear scanline	W	2	Yes	Yes		
45h	get_scanline	R	2	Yes	Yes		
A1h	read DDB start	R	5	Yes	Yes		
A8h	read_DDB_continue	R	Variable	Yes	Yes		

Page 36 of 141 Version: 0.26





Operational Code (Hex)	Function	Command(C) Read(R)/Write(W)	Number Of Parameter
B0h	Command Access Protect	W/R	1
B1h	Low Power Mode Control	W/R	1
B3h	Frame Memory Access and Interface setting	W/R	5
B4h	Display Mode and Frame Memory Write Mode setting	W/R	1
BFh	Device code Read	R	4
C0h	Panel Driving Setting	W/R	7
C1h	Display Timing Setting for Normal Mode	W/R	3
C2h	Display Timing Setting for Partial Mode	W/R	3
C3h	Display Timing Setting for Idle Mode	W/R	3
C5h	Frame rate and Inversion Control	W/R	1
C6h	Interface Control	W/R	1
C8h	Gamma Setting	W/R	12
D0h	Power Setting	W/R	3
D1h	VCOM Control	W/R	3
D2h	Power Setting for Normal Mode	W/R	2
D3h	Power Setting for Partial Mode	W/R	2
D4h	Power Setting for Idle Mode	W/R	2
E0h	NV Memory Write	W/R	1
E1h	NV Memory Control	W/R	1
E2h	NV Memory Status	W/R	3
E3h	NV Memory Protection	W/R	2
B0~FF Except above command	LSI TEST Registers	W/R	Variable

Page 37 of 141 Version: 0.26





8.2. Command Description

8.2.1. NOP (00h)

00H					NOP	(No Op	eration)						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	0	00
Parameter	NO PARA	METER			•	•	•	•	1	•	•	•	
	This comm	nand is an	empty comn	nand; it does no	ot have a	ny effect	on the d	lisplay m	nodule. H	lowever	it can be	used to	terminate
Description	Frame Me	mory Write	or Read as	described in R	AMWR (Memory	Write) aı	nd RAM	RD (Men	nory Rea	ıd) Comı	mands.	
	X = Don't	care.											
Restriction	ction None												
					Status Availability								
				Normal Mode	Normal Mode On, Idle Mode Off, Sleep Out Yes								
Register				Normal Mode	On, Idle	Mode Oı	n, Sleep	Out	Yes				
Availability				Partial Mode	On, Idle I	Mode Of	f, Sleep (Out	Yes				
				Partial Mode	On, Idle I	Mode Or	ı, Sleep (Out	Yes				
					Sleep) In			Yes				
				_					_				
					Status	3	Defau	lt Value					
Default				Pow	er On Se	equence	١	N/A					
				SW Reset N/A									
				HW Reset N/A									
Flow Chart	None												

Page 38 of 141 Version: 0.26





8.2.2. Soft_reset (01h)

01H					9	Soft_re	set						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	1	01
Parameter	NO PARA	METER								I			
	When the	Software R	Reset comm	and is written, it	causes	software	reset. It	resets t	he comm	ands an	ıd param	eters to t	heir S/W
Description	Reset defa	ault values.	(See defau	It tables in each	comma	nd descr	ription.)						
2000	Note: The	Frame Me	mory conter	nts are affected	by this c	ommand	l.						
	X = Don't	care											
	Software	Reset Co	mmand ca	annot be sent	during S	Sleep O	ut sequ	ence.					
Restriction	Any new command is cannot be sent for 10-frame period until the ILI9481 enters Sleep-In mode. Do not send												
	any comr	mand.											
					Stat	us		A	Availability	y			
Danistan				Normal Mode	On, Idle	Mode O	ff, Sleep	Out	Yes				
Register				Normal Mode	Out	Yes							
Availability				Partial Mode	Out	Yes							
				Partial Mode	Out	Yes							
				Sleep In					Yes				
			•										
					Status	8	Defau	ılt Value					
Default				Pow	er On Se			N/A					
					SW Res			N/A N/A	_				
					1100 100	301		W/A	_				
				SWRESET					Le	gend	7		
				J 1					!	nmand			
				Display whole blank screen					: =	meter /	-		
Class Chart			\	↓ Viank sereen						splay			
Flow Chart				Set Commands						ction			
			\ t	o S/W Default Value	\rangle				_				
			\	value			lode						
				Sleep In Mode)				Seq	uential insfer)		
											1		

Page 39 of 141 Version: 0.26



Description

a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



8.2.3. Get_power_mode (0Ah)

0AH		Get_power_mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	0	1	0	0A
1 st Parameter	1	1	1	Х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	х	D7	D6	D5	D4	D3	D2	0	0	xx

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Not Defined	Set to '0'
D6	Idle Mode On/Off	
D5	Partial Mode On/Off	
D4	Sleep In/Out	
D3	Display Normal Mode On/Off	
D2	Display On/Off	
D1	Not Defined	Set to '0'
D0	Not Defined	Set to '0'

Bit D7 - Booster Voltage Status

'0' = Booster Off or has a fault.

'1' = Booster On and working OK (Meets Nokia's optical requirements).

Bit D6 - Idle Mode On/Off

'0' = Idle Mode Off.

'1' = Idle Mode On.

Bit D5 - Partial Mode On/Off

'0' = Partial Mode Off.

'1' = Partial Mode On.

Bit D4 - Sleep In/Out

'0' = Sleep In Mode.

'1' = Sleep Out Mode.

Bit D3 - Display Normal Mode On/Off

'0' = Display Normal Mode Off.

'1' = Display Normal Mode On.

Bit D2 - Display On/Off

'0' = Display is Off.

'1' = Display is On.

Bit D1 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

Bit D0 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

X = Don't care

Page 40 of 141 Version: 0.26





Status Avai	vailability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register Availability Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes
Status Default Value	е
Power On Sequence 08	
Default SW Reset 08 _{HEX}	
HW Reset 08 _{HEX}	
Flow Chart Read RDDPM Host Dummy Read Send 2 nd Parameter	

Page 41 of 141 Version: 0.26





8.2.4. Get_address_mode (0Bh)

0BH		Get_address_mode											
	D/CX	RDX	WRX	D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	1	1	0B
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	Х	D7	D6	D5	D4	D3	0	0	0	xx

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Page Address Order	
D6	Column Address Order	
D5	Page/Column Order	
D4	Line Address Order	
D3	RGB/BGR Order	
D2	Reserved	Set to '0'
D1	Reserved	Set to '0'
D0	Reserved	Set to '0'

Description

- Bit D7 Page Address Order
 - '0' = Top to Bottom
 - '1' = Bottom to Top
- Bit D6 Column Address Order
 - '0' = Left to Right
 - '1' = Right to Left
- Bit D5 Page/Column Order
 - '0' = Normal Mode
 - '1' = Reverse Mode

Note: For Bits D7 to D5, also refer to Section 8.2.3 MCU to memory write/read direction.

- ◆ Bit D4 Line Address Order
 - '0' = LCD Refresh Top to Bottom
 - '1' = LCD Refresh Bottom to Top
- Bit D3 RGB/BGR Order
 - '0' = RGB
 - '1' = BGR

Register	Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes


Default

Status	Default Value
Power On Sequence	00 _{HEX}
SW Reset	No Change
HW Reset	00 _{HEX}

Page 42 of 141 Version: 0.26







Page 43 of 141 Version: 0.26





8.2.5. Get_pixel_format (0Ch)

8.2.5. Get_pi	xei_iori	mat (U	ر ۱۱ر										
0CH		T	T	1	Get	_pixel		1	T	1	T	T	T
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u></u>	Х	0	0	0	0	1	1	0	0	0C
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	х	х	Х	Х
2 nd Parameter	1	1	1	Х	0	D6	D5	D4	0	D2	D1	D0	XX
	This com	mand indic	ates the cu	irrent status	of the di				e table	below:			
				Bit		De	scriptic	n					
				D7									
				D6	(5.6		Pixel Fo		1)				
				D5	(RC	BB Interf	ace Col						
				D4									
				D3		חחור	F						
				D2	(Con	itrol Inte	Pixel For		mat\				
				D1	(COI	ili Oi ii ile	lace Co	ווטו רטוו	iiai)				
				D0									
Description													
			Pix	el Format		D6/D2		D5/D1		D4/D0			
				Reserved		0		0		0			
				oits / pixel		0		0		1			
	<u> </u>			Reserved Reserved				<u>1</u> 1		<u>0</u> 1			
			Reserved				0		0				
						1		0		1			
				18 bits / pixel				1		0			
			F	Reserved			1 1			1			
					Sta				Availa				
				ormal Mode					Ye				
Register Availability				ormal Mode					Ye				
				artial Mode					Ye				
				artial Mode (leep In	Jii, idie	Mode C	n, Siee	Out	Ye Ye	i i			
			31	ісер ІІІ					16	5			
									[]	Legend			
										ommand	1		
									\perp				
			l B	and RDDCO	I MOD	1			Pa	rameter			
		Read RDDCOLMOD Host								Display)		
		Display Dummy Read											
Flow Chart	Dummy Kead								<	Action	>		
		<u> </u>								Mode)		
				Send 2 nd Para	meter								
									S	equential			
										transfer	4		
									٤		i		

Page 44 of 141 Version: 0.26





8.2.6. Get_display_mode (0Dh)

0DH					Get_	displa	ay_mo	de					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	0	0	1	1	0	1	0D
1 st Parameter	1	1	1	х	х	Х	х	х	Х	Х	х	Х	х
2 nd Parameter	1	1	1	Х	0	0	0	0	0	0	0	0	XX

The display module returns the Display Image Mode status.

Bit	Description	Symbol
D7	Vertical Scrolling Status	VSSON
D6	Reserved	
D5	Inversion On/Off	DSPINVON
D4	Reserved	
D3	Reserved	
D2	Gamma Curve Selection	
D1	Gamma Curve Selection	
D0	Gamma Curve Selection	

Description

This command indicates the current status of the display as described in the table below:

Bit D7 – Vertical Scrolling On/Off

'0' = Vertical Scrolling is Off.

'1' = Vertical Scrolling is On.

- Bit D6 Reserved
- ◆ Bit D5 Inversion On/Off

'0' = Inversion is Off.

'1' = Inversion is On.

- Bit D4 Reserved
- Bit D3 Reserved
- Bits D2, D1, D0 Gamma Curve Selection

These bits are not applicable for this project, so they are set to '000'


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 45 of 141 Version: 0.26







Page 46 of 141 Version: 0.26





8.2.7. Get_signal_mode (0Eh)

	er 1 1 x x x x x x x x												
	D/CX	RDX	WRX							D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	1	0	0E
1 st Parameter	1	↑	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	х
2 nd Parameter	1	↑	1	Х	D7	D6	0	0	0	0	0	0	xx
Description	The displa			Te	Des aring Effect Re Re Re		On/Off			Sym TEC TEL	N		
	• Bit D7 '0' '1'	7 – Tearing = Tearing = Tearing	g Effect Line Effect Line Effect On.	Off.	of the di	splay as	describ	ed in the	e table b	elow:			
	'0' '1'	5 – Tearing = Mode 1. = Mode 2. 5:0] – Res		e Output Mo	de, see :	section (8.3 for m	node def	finitions.				
	'0' '1'	= Mode 1. = Mode 2.		e Output Mo	de, see s		8.3 for m			ility			
	'0' '1'	= Mode 1. = Mode 2.	erved	ormal Mode	Stat	us			Availab Yes				
	'0' '1'	= Mode 1. = Mode 2.	erved		Stat On, Idle	us Mode C	Off, Slee	p Out	Availab				
Register Availability	'0' '1'	= Mode 1. = Mode 2.	erved	ormal Mode	Stat On, Idle On, Idle	:us Mode C	Off, Slee On, Slee	p Out	Availab Yes				
Register Availability	'0' '1'	= Mode 1. = Mode 2.	erved No	ormal Mode	Stat On, Idle On, Idle On, Idle	Mode C	Off, Slee On, Slee off, Sleer	p Out p Out o Out	Availab Yes Yes				
Register Availability	'0' '1'	= Mode 1. = Mode 2.	erved No No Pi	ormal Mode ormal Mode artial Mode (Stat On, Idle On, Idle On, Idle	Mode C	Off, Slee On, Slee off, Sleer	p Out p Out o Out	Availab Yes Yes Yes				

Page 47 of 141 Version: 0.26

Sequential





8.2.8. Get_diagnostic_result (0Fh)

0.2.0. Oct_an		_			Get d	iagno	stic re	sult					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	1	1	0F
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	х	х	х
2 nd Parameter	1	1	1	Х	D7	D6	0	0	0	0	0	0	XX
Description	Bit D7 – F Bit D6 – F Bit D5 – C S6 Bit D4 – D	Register L Functional Chip Attacet to '0' if the Display Glet To '0' if the	Bit D7 D6 D5 D4 D3 D2 D1 D0 oading Det lity Detection chment Det feature unit	ection ection mplemented.	Des gister Lo Function ip attach lay Glas Re Re	nostic r scription pading D ality Det nment D s Break eserved eserved eserved	etection ection etection		ng a S	Sleep C Sym SE FUN Set Set Set Set	DR ICD '0' '0' '0' '0'	nmand.	
Register Availability			1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	On, Idle On, Idle On, Idle	Mode C Mode C Mode O	n, Slee ff, Sleep	o Out	Yes Yes Yes Yes Yes Yes Yes Yes Onn Parame	S S S S S S S S S S S S S S S S S S S			
Flow Chart			2	Dummy Send 2 nd Par		Display			Acti Mod Seque trans	de ential			

Page 48 of 141 Version: 0.26






8.2.9. Enter_sleep_mode (10h)

10H	Enter_sleep_mode														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	0	0	0	1	0	0	0	0	10		
Parameter	No Paran	neter													
	This com	mand caus	ses the disp	lay module to	enter th	ne Sleep	mode.								
	This com	mand caus	es the LCD	module to e	nter the	Sleep m	ode. In t	his mod	e, the D0	C/DC cor	nverter,	internal o	scillator		
	and nane	el scanning	ston												
	and pane	i oodiiiiig	оюр.												
Description															
·	DBI or DS	SI Commar	nd Mode rer	mains operat	ional and	d the frai	ne mem	ory mair	ntains its	contents	s. The h	ost proce	essor		
	continues	s to send P	CLK, HS ar	nd VS inform	ation to ⁻	Гуре 2 а	nd Type	3 displa	y module	es for tw	o frame:	s after th	s		
	command	d is sent wh	nen the disc	olav module i	s in Norr	mal mode	e.								
		nmand is sent when the display module is in Normal mode.													
		is command has no effect when the display module is already in Sleep mode.													
	This com	mand has	no effect wh	nen the displa	ay modu	le is alre	ady in S	leep mo	de.						
	The host	processor	must wait	five milliseco	nds befo	ore send	ing any	new cor	nmands	to a dis	play mo	dule follo	owing this		
Restriction	command	d to allow ti	me for the	supply voltag	es and o	clock circ	uits to st	abilize.							
				,					oon mo	do oom	mand h	oforo oo	nding on		
		·		t 120 millise	econus	ailei sei	iuiig ai	i exit_si	eep_iiio	ue com	IIIaliu D	elole se	nuing an		
	enter_sle	ep_mode o	command.												
					Sta	itus			Availabi	ilitv					
			1	Normal Mode			Off, Sleep		Yes						
Register			1	Normal Mode	On, Idle	e Mode (On, Sleep	Out	Yes						
Availability			_	Partial Mode	On, Idle	Mode C	off, Sleep	Out	Yes						
			<u> </u>	Partial Mode	On, Idle	Mode C	n, Sleep	Out	Yes						
				Sleep In					Yes						
			П	Stat	tus		De	fault Va	lue						
Default			Г	Power On S				ep In M							
Delault				SW R	leset		Sle	ep In M	ode						
			L	HW F	Reset		Sle	ep In M	ode						

Page 49 of 141 Version: 0.26





Page 50 of 141 Version: 0.26






8.2.10. Exit_sleep_mode (11h)

11H					Exi	t_sleep	_mod	е					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	1	0	0	0	1	11
Parameter	No Parame	eter			ı	I		I	ı	I		ı	
Description	processor	sends PCL	K, HS and	y module to VS information	n to Typ					-			
Restriction	The host pallows the The host enter_slee The displa There sharegister va The displa	orocessor n supply volt processor p_mode co y module lo Il not be al lues are the	nust wait five ages and clo must wait ommand. oads the disp my abnormal e same or we	e millisecond ock circuits to 120 millise olay module's I visual effec hen the displ	s after so stabilized conds as default ton the ay modu	ending to e. after ser values to display of le is not	his commonding and the region device we in Sleep	nand be exit_sl sters when load mode.	fore sendeep_modelen exiting the	ding ano	mand beep mod	efore se e. actory de	nding an
Register Availability			1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	On, Idle On, Idle	Mode O Mode O Mode O	n, Sleep ff, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	ity			
Default				Stat Power On Se SW R HW R	equence eset		Slee	ault Vali ep In Mo ep In Mo ep In Mo	de de				

Page 51 of 141 Version: 0.26





Page 52 of 141 Version: 0.26





8.2.11. Enter_Partial_mode (12h)

12H					Ente	r_Parti	ial_mo	ode					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	1	0	12
Parameter	No Param	neter											
Description	described To leave	l by the set Partial Disp processor	:_partial_ar	olay module ea (30h) cor the enter_no o send PCLi display mod	nmand. ormal_m K, HS ar	iode (13 nd VS in	h) comn formatio	nand sho	ould be	written.			
Restriction	This com	mand has ı	no effect wl	nen Partial D	isplay N	Node is a	already a	active.					
					Stat	us			Availab	ility			
			No	rmal Mode	On, Idle	Mode O	ff, Sleep	Out	Yes				
Register Availability			No	rmal Mode	On, Idle	Mode O	n, Sleep	Out	Yes				
regioter / tvaliability			Pa	artial Mode (On, Idle	Mode Of	ff, Sleep	Out	Yes				
			Pa	artial Mode (On, Idle	Mode O	n, Sleep	Out	Yes				
			Sle	eep In					Yes				
				Statu				fault Va					
Default			P	ower On Se	•				Mode Or				
				SW Re					Mode Or				
			<u> </u>	HW Re	eset	<u> </u>	Normal L	Isplay I	Mode Or	1			
Flow Chart	Refer to F	Partial Area	a (30h)										

Page 53 of 141 Version: 0.26





8.2.12. Enter_normal_mode (13h)

13H					Enter	_norn	nal_m	ode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	0	1	↑	х	0	0	0	1	0	0	1	1	13							
Parameter	No Paran	neter										D1 D0 1 1 1 wo frames before								
Description	Normal M	lode is def	ined as Pa	olay module rtial Display CLK, HS an play module	mode ar	nd Scrol	ll mode a	are off. ype 2 c	lisplay n	nodules	two fra	mes be	fore this							
Restriction	This com	mand has	no effect w	hen Normal	Display	mode is	s alread	y active	-											
Register Availability			No Pa	ormal Mode (ormal Mode (artial Mode (artial Mode (eep In	On, Idle On, Idle I	Mode O Mode O Mode O	n, Sleep ff, Sleep	Out Out	Yes Yes Yes Yes Yes	5 5 5										
Default			P	Statu ower On Se SW Re HW Re	quence set	1	Normal [Normal [Display	Mode O Mode O Mode O	n										
Flow Chart	Refer to	the desci	ription of s	set_partial_	area(3	Oh) and	d set_s	croll_a	rea(33h)										

Page 54 of 141 Version: 0.26





8.2.13. Exit_invert_mode (20h)

20H					Exit	inver	t_mo	de									
	D/CX	RDX	WRX	D17-8	D7	D6	 D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	1	х	0	0	1	0	0	0	0	0	20				
Parameter	No Paran	neter										y device. The finel					
Description	This com	mand cau		nanged. No						olay Pa		e. The	frame				
Restriction	This com	mand has	no effect v	when the dis	splay mo	odule is	not inve	erting th	e displa	ıy image	Э.						
Register Availability			Nor Pai	mal Mode (mal Mode (rtial Mode (rtial Mode (ep In	On, Idle On, Idle I	Mode O Mode O Mode O	n, Slee ff, Sleep	p Out Out	Ye Ye Ye Ye Ye	s s s							
Default			Po	Statu wer On Sec SW Res	quence set		Exit_ Exit_	fault Va invert invert invert	mode mode								
Flow Chart	[exit_inve	rt_mode							Com Para	egend ommand arameter Display Action Mode Sequential transfer						

Page 55 of 141 Version: 0.26





8.2.14. Enter_invert_mode (21h)

	er_inve	rt_mod	ie (21n)	<u> </u>									
21H		ı	T			r_inve			1	ı	1	1	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	0	0	1	21
Parameter	No Param										egend command Display		
	This com	mand caus	es the disp	lay module to	invert t	he imag	e data o	nly on th	ne displa	y device	e. The fra	ame mer	mory
	contents	emain und	hanged. No	o status bits a	are chan	iged.			e display device. The frame m Display Panel Display Panel Availability Yes Yes Yes Yes Yes Yes Yes Yes Ode				
			Me	mory					Displ	av Par	egend ommand ommand Display Action Mode		
		ı	1 1 1	, 	1			1		, -	 		
		\dashv	+++	++++	+							_	
		-			 						egend ommand arameter Display Mode		
Description						1						_	
		_			<u> </u>							_	
		\dashv			 	ļ		-				_	
		-			+			_				_	
		-			 							_	
									ПП		ПП	_	
											evice. The frame mer Panel		
Restriction	This com	mand has	no effect wh	nen module is	s already	y in inve	rsion on	mode.					
					Stat		<u> </u>			ility			
Desistes				ormal Mode									
Register Availability				ormal Mode Partial Mode									
Availability				Partial Mode (
				leep In	on, idio	Wode o	п, окор	, out					
	1			•									
				Statu	ıe		De	fault Va	lua				
			-	Power On Se				invert_r					
Default				SW Re				invert_r					
				HW Re				invert_r					
			'										
										Leg	end		
		Invert n	node off						_				
			$\overline{}$							Com	egend ommand arameter Display Action Mode Sequential		
		•	7						/	Para			
		enter inv	ert_mode						_	I ala			
									/	D	isplay		
Flow Chart			L								.op.ay		
riow onarc		Invert m	node on						<	Act	tion		
										\geq			
									(N	lode	\supset	
									(1)	
									\	tr	ansfer	\leq	
									l				
											Display Action Mode Sequential		

Page 56 of 141 Version: 0.26





8.2.15. Set_display_off (28h)

28H		ay_on (Se	t dis	play_of	ff								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	х	0	0	1	0	1	0	0	o o o e. The frame m				
Parameter	No Param	neter														
Description				status bits a			the imag	ge data d		blay Pa		e frame I	memory			
					-			+			#					
Restriction	This com	mand has n	o effect wh	en module is	already	in disp	lay off mo	ode.								
Register Availability			1	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In	On, Idle On, Idle	Mode (On, Slee _l Off, Sleep	p Out p Out o Out	Yes Yes Yes Yes Yes	i						
			F	State Power On Se				fault Va Display C								
Default				SW R	eset		D	Display C	Off							
Flow Chart		set	display_of	ff						Commar Paramet Displ Action Mode Seque trans	e ential	>				

Page 57 of 141 Version: 0.26





8.2.16. Set_display_on (29h)

29H					Set	_disp	lay_o	n					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	0	1	0	0	1	29
Parameter	No Paran	neter						•			•		
Description			·	olay module anged. No s			•	nage da		·	Panel		
Restriction	This cou	mmand h	nas no effe	ect when r	— — —	is alre	adv in	display	/ on mo	ode			- - - -
RESUICUON	11113 COI	iiiiaiiu I	ias IIU EII	COL WINCH I	nodule	is all t	auy III	uispia	, 011 1110	Jue.			
Register Availability			No Pa	ormal Mode (ormal Mode (artial Mode (artial Mode (eep In	On, Idle On, Idle I	Mode C Mode C Mode O	n, Slee ff, Sleep	p Out	Yes Yes Yes Yes	S			
				Statu	ıs		De	fault Va	ilue				
			Р	ower On Se				Display (
Default				SW Re				Display (
				HW Re				Display (
				1111110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	l .		olopiay c	Z11				
Flow Chart		Display panel off set_display_on Display panel on									and eter blay de uential nsfer		

Page 58 of 141 Version: 0.26



Description


a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



8.2.17. Set_column_address (2Ah)

2AH	Set_column_address												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	0	1	0	1	0	2A
1 st Parameter	1	1	1	Х	0	0	0	0	0	0	0	SC8	Note
2 nd Parameter	1	1	1	Х	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	1
3 rd Parameter	1	1	1	х	0	0	0	0	0	0	0	EC8	Note
4 th Parameter	1	1	1	Х	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	2

This command defines the column extent of the frame memory accessed by the host processor with the



Restriction SC [8:0] always must be equal to or less than EC[8:0]. If SC[8:0] or EC[8:0] is greater than the available frame memory then the parameter is not updated.


	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

	Status		Default Value
	Power On Sequence	SC[8:0]=0000 _{HEX}	SC[8:0]=000 _{HEX} SE[8:0]=013F _{HEX}
Default	SW Reset	0000-00-00	If Set_address_mode(36h) B5=0 : EC[8:0]=013F _{HEX}
	SW Reset	SC[8:0]=0000 _{HEX}	If Set_address_mode(36h) B5=1 : EC[8:0]=01DF _{HEX}
	HW Reset	SC[8:0]=0000 _{HEX}	SC[8:0]=000 _{HEX} SE[8:0]=013F _{HEX}

Page 59 of 141 Version: 0.26







Page 60 of 141 Version: 0.26



Description


a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



8.2.18. Set_page_address (2Bh)

2BH		Set_page_address												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	0	1	0	1	1	2B	
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	SP8		
2 nd Parameter	1	1	1	х	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	XXX	
3 rd Parameter	1	1	1	х	0	0	0	0	0	0	0	EP8		
4 th Parameter	1	1	1	х	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	XXX	

This command defines the page extent of the frame memory accessed by the host processor with the write_memory_continue and read_memory_continue command. No status bits are changed.



SP [8:0] always must be equal to or less than EP [8:0].


If SP[8:0] or EP[8:0] is greater than the available frame memory then the parameter is not updated.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
		<u>.</u>

	Status		Default Value
	Power On Sequence	SP[8:0]=0000 _{HEX}	EP[8:0]=01DF _{HEX}
efault	SW Reset	SP[8:0]=0000 _{HEX}	If Set_address_mode(36h) B5=0 : EP[8:0]=01DF _{HEX} If Set_address_mode(36h) B5=1 : EP[8:0]=013F _{HEX}
	HW Reset	SP8:0]=0000 _{HEX}	EP[8:0]=01DF _{HEX}

Page 61 of 141 Version: 0.26





Page 62 of 141 Version: 0.26






2CH						Write	mem	ory_sta	art						
2011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2C		
				D1	D1	D1	D1	D1	D1	D1	D1	D1			
1 st pixel data	1	1	1	[178]	7	6	5	4	3	2	1	0	000003FF		
				Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx			
:	1	1	Ť	[178]	7	6	5	4	3	2	1	0	000003FF		
N [™] pixel data	1	1	^	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000003FFI		
N pixei data	'		I	[178]	7	6	5	4	3	2	1	0	000003111		
	This com	nmand tra	ansfers im	age data f	rom the	host pro	cessor t	o the dis	splay mo	dule's fr	ame me	mory sta	irting at the pix		
	location	specified	by preced	ding set co	olumn a	ddress (2Ah) an	d set na	de addi	ess (2B)	h) comm	nands			
		0,00000	2) p. 555	g oot_ot	u			a 001_pa	.go	(22.	,				
	If set_ad	dress_m	ode (36h)	B5 = 0:											
	The colu	mn and	nage regi	etare ara r	eset to	tha Star	t Columi	n (SC) a	nd Start	Page (9	SD) raci	nectively	. Pixel Data 1		
	THE COID	illii aliu	page regi	sters are r	eset to	ine otai	Colum	1 (50) a	nu Stant	i age (c), ies	pectively	. I IXEI Dala I		
	stored in	frame r	memory a	t (SC, SP). The c	column r	register	is then i	ncremer	nted and	pixels	are writt	en to the fram		
	memory	until the	column re	egister equ	als the	End Col	umn (E0	C) value.	The col	umn reg	jister is t	then rese	et to SC and th		
	2000 100	page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP													
	page reg														
	value or	value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the													
Description	extra pixels are ignored.														
Soconpuon	extra pixeis are ignored.														
	If set_ad	dress_m	ode (36h)	B5 = 1:											
	The colu	mn and	nage regi	sters are r	eset to t	the Star	t Columi	n (SC) a	nd Start	Page (S	SP) resi	pectively	. Pixel Data 1		
	stored in	frame m	emory at	(SC, SP).	The pag	je registe	er is thei	n increm	ented ar	nd pixels	are writ	ten to th	e frame memo		
	until the	page reg	ister equa	ls the End	Page (E	EP) valu	e. The p	age regi	ster is th	en reset	to SP a	ind the c	olumn register		
	incremer	nted Pixe	els are wr	tten to the	frame n	nemorv	until the	column	register	eguals t	he End (column (EC) value or th		
						,			Ü	•		`	,		
	host prod	cessor se	ends anoth	ner comma	ind. If the	e numbe	er of pixe	els excee	eds (EC -	– SC + 1) * (EP -	– SP + 1) the extra pixe		
	are ignor	ed.													
	A write_r	memory_	start shou	ıld follow a	set_coli	umn_ad	dress, se	et_page_	_address	or set_a	address _.	_mode to	define the write		
Restriction	location.	Otherwis	se, data w	ritten with	write_m	emory_s	start and	any follo	wing wr	ite_mem	nory_cor	ntinue co	mmands is		
	written to	undefin	ed locatio	ne											
	Witterite	undenne	cu locatio												
						Statı	us		А	vailabili	ity				
				Norma	l Mode (On, Idle I	Mode Of	f, Sleep		Yes					
Register				Norma	l Mode (On, Idle I	Mode Oı	n, Sleep	Out	Yes					
Availability				Partial	Mode C	n, Idle N	Mode Of	f, Sleep	Out	Yes					
				Partial	Mode C	n, Idle N	Mode Or	, Sleep	Out	Yes					
				Sleep I	n					Yes					
	+														
				9	Status			Defa	ılt Value)					
Default					On Sequ	ence	Content	s of men			mly				
					V Reset			ts of me							
					V Reset			ts of me							
	1								- ,	5.001					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 63 of 141 Version: 0.26







Page 64 of 141 Version: 0.26






8.2.20. Read_memory_start (2Eh)

2EH	ead_me	RAMRD (Memory Read)													
£EII	D/CX	RDX	WRX	D17-8	D7	D6	D5 (Weili	D4	D3	D2	D1	D0	HEX		
Command	0	1	VVIX∧		0	0	1	0	1	1	ا <u>لا</u> 1	0	2E		
1 st Parameter	1	1	1	X											
i Farametei	'		ļ	X D1	X D1	X D1	D1	X D1	X D1	X D1	X D1	D1	Х		
2 nd Parameter	1	↑	1	[178]	7	6	5	4	3	D1 2	ا ل 1	0	000003F		
				Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx			
:	1	1	1	[178]	7	6	5	4	3	2	1	0	000003F		
(N+1) TH				Dn	Dn	Dn	Dn	Dn	Dn	 Dn	 Dn	Dn			
Parameter	1	1	1	[178]	7	6	5	4	3	2	1	0	000003F		
	This com	mand tra	nsfers im	age data f	rom the	display	module's	frame r	nemorv	to the ho	st proce	essor sta	rting at the pi		
Description	If set_ad The colur from fran the colur incremen processo If set_ad The colu from fran page reg incremen	If set_address_mode B5 = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the hos processor sends another command. If set_address_mode B5 = 1: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.													
	Regardless of the color mode set in set_pixel_format, the pixel format returned by read_memory_continue is always														
Restriction	24-bit so	there is i	no restrict	ion on the	length of	data.									
estriction	24-bit so	there is i	no restrict	ion on the	length of						_				
estriction	24-bit so	there is i	no restrict			Statu				vailabilit	ty				
	24-bit so	there is I	no restrict	Normal	Mode O	Statu n, Idle I	Mode Of		Out	Yes	ty				
egister	24-bit so	there is I	no restrict	Normal Normal	Mode O	Statu n, Idle I n, Idle I	Mode Of Mode Or	, Sleep	Out Out	Yes Yes	ty				
egister	24-bit so	there is i	no restrict	Normal Normal Partial	Mode O	Statu n, Idle I n, Idle I n, Idle N	Mode Of Mode Or Mode Off	, Sleep (Out Out Out	Yes Yes Yes	ty				
egister	24-bit so	there is I	no restrict	Normal Normal Partial Partial	Mode O Mode O Mode O	Statu n, Idle I n, Idle I n, Idle N	Mode Of Mode Or Mode Off	, Sleep (Out Out Out	Yes Yes	ty				
egister	24-bit so	there is I	no restrict	Normal Normal Partial	Mode O Mode O Mode O	Statu n, Idle I n, Idle I n, Idle N	Mode Of Mode Or Mode Off	, Sleep (Out Out Out	Yes Yes Yes	ty				
egister	24-bit so	there is i	no restrict	Normal Normal Partial Partial	Mode O Mode O Mode O	Statu n, Idle I n, Idle I n, Idle N	Mode Of Mode Or Mode Off	, Sleep (Out Out Out	Yes Yes Yes Yes	ty				
egister	24-bit so	there is I	no restrict	Normal Normal Partial Partial Sleep I	Mode O Mode O Mode O	Statu n, Idle I n, Idle I n, Idle N	Mode Of Mode Or Mode Off	, Sleep (, Sleep (Out Out Out	Yes Yes Yes Yes Yes Yes	ty				
egister vailability	24-bit so	there is i	no restrict	Normal Normal Partial Partial Sleep I	Mode O Mode O Mode O Mode O	Statu in, Idle I in, Idle I n, Idle I n, Idle I	Mode Of Mode Or Mode Off Mode On	, Sleep (, Sleep (, Sleep (Out Out Out Out Out Out	Yes Yes Yes Yes Yes Yes					
Restriction Register Evailability	24-bit so	there is i	no restrict	Normal Normal Partial Partial Sleep I	Mode O Mode O Mode O Mode O n	Statu in, Idle I in, Idle I n, Idle I n, Idle I	Mode Of Mode Or Mode Off Mode On Contents	, Sleep (, Sleep (, Sleep (Out Out Out Out Out Out Out Out	Yes Yes Yes Yes Yes Yes	nly				

Page 65 of 141 Version: 0.26







Page 66 of 141 Version: 0.26




8.2.21. Set_partial_area (30h)

30H	Set_partial_area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	0	0	30
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	SR8	000 4055
2 nd Parameter	1	1	1	х	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	0001DFh
3 rd Parameter	1	1	1	х	0	0	0	0	0	0	0	ER8	000 4055
4 th Parameter	1	1	1	х	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0001DFh


This command defines the Partial Display mode's display area. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the following figure. SR and ER refer to the Frame Memory

If End Row > Start Row and set_address_mode B4 = 0:



Description


If End Row > Start Row and set address mode B4 = 1:



Page 67 of 141 Version: 0.26








Page 68 of 141 Version: 0.26





Page 69 of 141 Version: 0.26



8.2.22. Set scroll area (33h)

33H		Set_scroll_area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	1	0	0	1	1	33	
1 st Parameter	1	1	↑	х	0	0	0	0	0	0	0	TFA [8]	0000	
2 nd Parameter	1	1	↑	х	TFA [7]	TFA [6]	TFA [5]	TFA [4]	TFA 3]	TFA [2]	TFA [1]	TFA [0]	01E0	
3 rd Parameter	1	1	↑	x	0	0	0	0	0	0	0	VSA [8]	0000	
4 th Parameter	1	1	↑	х	VSA [7]	VSA [6]	VSA [5]	VSA [4]	VSA [3]	VSA [2]	VSA [1]	VSA [0]	01E0	
5 th Parameter	1	1	↑	х	0	0	0	0	0	0	0	BFA [8]	0000	
6 th Parameter	1	1	↑	x	BFA [7]	BFA [6]	BFA 5]	BFA [4]	BFA [3]	BFA [2]	BFA [1]	BFA [0]	01E0	


This command defines the display vertical scrolling area.

set_address_mode (36h) B4 = 0:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned. The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

set_address_mode (36h) B4 = 1:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned.


TFA, VSA and BFA refer to the Frame Memory Line Pointer.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 70 of 141 Version: 0.26








Page 71 of 141 Version: 0.26






the fixed area; otherwise an undesirable image may be shown on the Display Panel.

Page 72 of 141 Version: 0.26





ILI9481




The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 73 of 141 Version: 0.26







Page 74 of 141 Version: 0.26





8.2.23. Set_tear_off (34h)

34H		,			S	et_tea	r_off						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	1	0	0	34
Parameter	NO PARA	METER											
Description	This com	mand turns	off the di	splay module	e's Tearii	ng Effec	t outpu	t signal	on the T	E signa	l line.		
Restriction	This com	mand has	no effect v	when the Tea	ring Effe	ct outpu	ıt is alre	eady off	: -				
					Stati	ıs			Availab	oility			
				ormal Mode					Yes				
Register Availability				ormal Mode					Yes				
. togictor / trainability				artial Mode (Yes				
				artial Mode (On, Idle I	Mode O	ո, Sleeլ	o Out	Yes				
			SI	eep In					Yes	;			
					Statu	S	Def	ault Val	lue				
Default				Pow	er On Se	equence	!	OFF					
Delault				SW	Reset			OFF					
				HW	Reset			OFF					
Flow Chart		Set_te	ar_off							Com Para	pend mmand mmeter Display etion Mode equentia		

Page 75 of 141 Version: 0.26






8.2.24. Set tear on (35h)

35H						Set_te	ar_or	1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	0	1	35
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	TELOM	XX
	This com	mand turns	on the tea	ring Effect of	output sig	nal on th	e TE si	gnal line	The TE	signal i	is not aff	ected by ch	anging
	eot addre	see modo	(36h) bit B4	(Line Addr	oss Ordo	r\		_					
	Set_addre	sss_mode	(3011) bit 64	(Line Addi	ess Olde	ı, .							
	The Teari	ng Effect L	ine On has	one param	eter that	describe	s the Te	earing Ef	fect Out	put Line	mode.		
	If TELOM	= 0.											
	The Tear	ing Effect (Output line of	consists of \	√-Blankin	g informa	ation on	ıly.					
				1.				tvdl				tvdh	
	Vertical	Time Sc	ale /										
Description				_							_/	_	
Becomption													
	If TELOM	= 1:											
			Sutmut Lina	consists of	hath V/D	م مدادات د	nd II D	lankina i	oform oti	.			
	The rean	ing Effect (Output Line	CONSISTS OF	DOIN V-B	ianking a	ina H-B	ianking i	niormati	ON.			
			1	tvdh tvdl							1 1		
			\neg		abla	\bigcap			Γ	\	\mathbb{k}	$\overline{}$	
	-	/v-s:	ync ↓	/ \(` ∟.				igsqcup		V-Sync_	
			Invisible	e 1st Line	1						480th	·	
			Line	Line							Line		
	The Tear	ina Effect	Output line	e shall be a	active lov	w when i	he disi	olav mod	dule is i	n Sleep	mode.		
	The Tear	ing Effect	Output line	e shall be a	active lov	w when t	he dis _l	olay mod	dule is i	n Sleep	mode.		
Restriction			<u> </u>						dule is i	n Sleep	mode.		
Restriction			Output line						dule is i	n Sleep	mode.		
Restriction			<u> </u>		Effect ou	utput is a					mode.		
Restriction			no effect wh	nen Tearing	Effect ou	utput is a	ready (ON.	Availa	bility	mode.		
			no effect wh	nen Tearing Normal Moo	Effect ou	atus	off, Sle	ON. ep Out	Availa Ye	bility	mode.		
Register			no effect wh	nen Tearing Normal Mod Normal Mod	St de On, Idl	atus le Mode	Off, Sle	DN. ep Out	Availa Ye Ye	bility s s	mode.		
Register			no effect wh	nen Tearing Normal Moo Normal Moo Partial Moo	St de On, Idl de On, Idl le On, Idl	atus le Mode	Off, Sle	ep Out ep Out ep Out	Availa Ye Ye	bility s s s	mode.		
Register			no effect wh	nen Tearing Normal Mod Normal Mod	St de On, Idl de On, Idl le On, Idl	atus le Mode	Off, Sle	ep Out ep Out ep Out	Availa Ye Ye	bility s s s s	mode.		
Restriction Register Availability			no effect wh	Normal Mod Normal Mod Normal Mod Partial Mod Partial Mod	St de On, Idl de On, Idl le On, Idl	atus le Mode	Off, Sle	ep Out ep Out ep Out	Availa Ye Ye Ye	bility s s s s	mode.		
Register			no effect wh	Normal Mod Normal Mod Normal Mod Partial Mod Partial Mod	St de On, Idl de On, Idl le On, Idl le On, Idl	atus le Mode le Mode e Mode (e Mode (Off, Sle On, Sle On, Sle On, Slee	ep Out ep Out ep Out ep Out	Availa Ye Ye Ye Ye	bility s s s s	mode.		
Register			no effect wh	Normal Moo Normal Moo Partial Moo Partial Moo Sleep In	Stephen State Stat	atus le Mode le Mode (e Mode (c) e Mode (c) e Mode (c)	Off, Sle On, Sle On, Sle On, Sle	ep Out ep Out ep Out ep Out	Availa Ye Ye Ye Ye	bility s s s s	mode.		
Register Availability			no effect wh	Normal Moo Normal Moo Partial Moo Partial Moo Sleep In	St. de On, Idl de On, Idl le On, Idl le On, Idl	atus le Mode le Mode de Mode d	Off, Sle On, Sle On, Sle On, Sle	ep Out ep Out ep Out ep Out ep Out offault Va	Availa Ye Ye Ye Ye	bility s s s s	mode.		
Register			no effect wh	Normal Moo Normal Moo Partial Moo Partial Moo Sleep In	Stephen Starting Starting Starting Starting Starting Starting Starting Starting Starting SW F	atus le Mode le Mode de Mode d	Off, Sle On, Sle On, Sle On, Sle	ep Out ep Out ep Out ep Out	Availa Ye Ye Ye Ye	bility s s s s	mode.		

Page 76 of 141 Version: 0.26







Page 77 of 141 Version: 0.26





8.2.25. Set_address_mode (36h)

36H		Set_address_mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	1	1	0	1	1	0	36	
1 st Parameter	1	1	1	х	В7	В6	B5	B4	В3	0	B1	В0	xx	

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	Description	Comment
В7	Page Address Order	
В6	Column Address Order	
B5	Page/Column Selection	
B4	Vertical Order	
В3	RGB/BGR Order	
B2	Display data latch data order	Set to '0'
B1	Horizontal Flip	
В0	Vertical Flip	

· Bit B7 - Page Address Order

'0' = Top to Bottom

'1' = Bottom to Top

· Bit B6 - Column Address Order

'0' = Left to Right

'1' = Right to Left

• Bit B5 – Page/Column Order

Description

'0' = Normal Mode

'1' = Reverse Mode

· Bit B4 -Line Address Order

'0' = LCD Refresh Top to Bottom

'1' = LCD Refresh Bottom to Top

· Bit B3 - RGB/BGR Order

'0' = Pixels sent in RGB order

'1' = Pixels sent in BGR order

• Bit B2 –Display Data Latch Data Order

This bit is not applicable for this project, so it is set to '0'. (Not supported)

• Bit B1 – Horizontal Flip

'0' = Normal display

'1' = Flipped display

· Bit B0 - Vertical Flip

'0' = Normal display

'1' = Flipped display

X = Don't care

Page 78 of 141 Version: 0.26





	В5	В6	В7	Image in Frame Memory	В5	В6	В7	Image in Frame Memory
	0	0	0	B	1	0	0	
	0	0	1	B	1	0	1	
	0	1	0	B	1	1	0	
	0	1	1	B B	1	1	1	
				B3 :	= 0			
					- 0			
				Memory R G B Sent	RGB	_	isplay R G	
				B3 :	= 1			
				Memory R G B Sent	BGR →	D	isplay B G	
						_		
Restriction								

Page 79 of 141 Version: 0.26





		Status		Availability	
		Mode On, Idle Mode Off		Yes	
Register Availability		Mode On, Idle Mode On		Yes	
,	The state of the s	Mode On, Idle Mode Off,		Yes	
		Mode On, Idle Mode On,	Sleep Out	Yes	
	Sleep In			Yes	I
		Status	Default Va	lue	
Default		Power On Sequence	0000 0000	HEX	
Default		SW Reset	No Chang		
		HW Reset	0000 0000	HEX	
Flow Chart	Address mode Set_address_mode B7,B6,B5,B4,B0 New Address mode				egend fommand arameter Display Action Mode Sequential transfer

Page 80 of 141 Version: 0.26





8.2.26. Set_scroll_start (37h)

37H		Set_scroll_start											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	1	1	37
1 st Parameter	1	1	↑	х	0	0	0	0	0	0	0	VSP 8	xx
2 nd Parameter	1	1	↑	х	VSP 7	VSP 6	VSP 5	VSP 4	VSP 3	VSP 2	VSP 1	VSP 0	xx

This command sets the start of the vertical scrolling area in the frame memory. The vertical scrolling area is fully defined when this command is used with the set_scroll_area command


The set_scroll_start command has one parameter, the Vertical Scroll Pointer. The VSP defines the line in the frame memory that is written to the display device as the first line of the vertical scroll area.

The displayed image also depends on the setting of the Line Address Order bit, B4, in the set_address_mode register. See the examples below.

If set_address_mode (R36h) B4 = 0:

Example:

When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = 480 and VSP = 3.




Description

If set_address_mode (R36h) B4 = 1:

Example

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 480 and VSP='3'.



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 81 of 141 Version: 0.26





tearing effect. VSP refers to	the Frame Mer	nory line Pointer.		
	_			
		Status		Availability
	Normal	Mode On, Idle Mode Off,	, Sleep Out	Yes
	Normal	Mode On, Idle Mode On,	, Sleep Out	Yes
	Partial N	Mode On, Idle Mode Off,	Sleep Out	Yes
	Partial N	Mode On, Idle Mode On,	Sleep Out	Yes
	Sleep In	<u> </u>		Yes
		Status	Default Va	llue
		Power On Sequence	0000 _{HE}	(
		SW Reset	0000 _{HE>}	
		HW Reset	0000 _{HE>}	
Refer to the description se	et scroll area (33h)		
	Since the value of the Ver Memory), it must not enter displayed on the Panel.	Since the value of the Vertical Scrolling S Memory), it must not enter the fixed area displayed on the Panel. Normal Normal Partial Sleep In	Memory), it must not enter the fixed area (defined by Vertical Screen displayed on the Panel. Status	Since the value of the Vertical Scrolling Start Address is absolute (with reference Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition displayed on the Panel. Status

Page 82 of 141 Version: 0.26





8.2.27. Exit_idle_mode (38h)

38H			<u> </u>		Ex	it_idle	_mode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	1	1	0	0	0	38
Parameter	NO PARA	METER		•									
Description	This comm	nand cause	es the disp	lay module to	exit Idle	mode.							
Restriction	This comn	nand has n	o effect wh	nen the displa	y modul	e is not i	n Idle mo	de.					
					Sta				Availabi	lity			
				Normal Mode					Yes				
Register				Normal Mode					Yes				
Availability				Partial Mode					Yes				
				Partial Mode	On, Idle	Mode C	n, Sleep	Out	Yes				
				Sleep In					Yes				
Default				Power (Status On Sequ W Reset W Reset		ldle l	ult Valu Mode O Mode O Mode O	ff				
Flow Chart		Exit_i	mode on	フ コ							eter blay		

Page 83 of 141 Version: 0.26






8.2.28. Enter_idle_mode (39h)

39H					Enter	idle_mod	de					
	D/CX	RDX	WRX	D17-8		06 D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х		0 1	1	1	0	0	1	39
Parameter	NO PARAM	1ETER		•	•	•		•	•		•	
Description	In Idle Mo	ode, colo	or expressi	splay module to on is reduced. ponents in the Dry	Colors ar	e shown o	on the d		evice us		MSB o	of each
			Black Blue Red Magenta Green Cyan Yellow White	R5 R4 R3 R2 F 0XXXXX 0XXXXX 1XXXXX 1XXXXX 0XXXXX 1XXXXX 1XXXXX	21 R0 G	5 G4 G3 G2 0XXXX 0XXXX 0XXXX 1XXXX 1XXXX 1XXXX 1XXXX	(X (X (X (X (X (X		B3 B2 E DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX DXXXXX	1 B0		
Restriction	This comma	and has n	o effect who	en module is alre	eady in idle	on mode.						
Register Availability				Normal Mode Or Normal Mode Or Partial Mode Or Partial Mode Or Sleep In	n, Idle Mod , Idle Mod	e On, Sleep e Off, Sleep	p Out p Out o Out	Availabi Yes Yes Yes Yes Yes	lity			
Default				Sta Power On SW F	tus Sequence Reset	ldle ldle	Mode C	ue Off				
Jerault				1100	10001	1 .0.0						

Page 84 of 141 Version: 0.26







Page 85 of 141 Version: 0.26






8.2.29. Set_pixel_format (3Ah)

ЗАН	ot_pixoi_				Set	pixel	forma	t						
0 7 ti 1	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	11100	х	0	0	1	1	1	0	1	0	3A	
1 st Parameter	1	1	<u></u>	X	Х	D6	D5	 D4	X	D2	D1	D0	3A	
	Bits I Bits I Bits I	D[6:4] – D[2:0] – D7 and [ular inter	DPI Pixel DBI Pixel D3 are not face, eith	el format format Do Format Do Format Do t used. er DBI or	or the Fefinition efinition	RGB in	nage da	ata use	ed by th	ne inte	rface.			
Description		Control Interface Color FormatD6/D2D5/D1D4/D0Not defined000												
		-		3bit/pixe		nr)		0	0	1				
		-			efined	<i>n)</i>		0	1					
		-			efined			0	1	1				
		=			efined			1	0					
		=	1	6bit/pixel (6		colors)		1	0	1				
		=		Bbit/pixel (2)				1	1	()			
		-			efined	•		1	1	1				
Restriction	There is no	o visible e	effect until t	the Frame I			en to.							
I			N	- w M -	Stati		e Class		vailabili	ty				
Pogistor				ormal Mode					Yes Yes					
Register Availability				artial Mode (Yes					
Availability				artial Mode (Yes					
				eep In	J.1, 1010 I	., скоср	Jui	Yes						
Default	Status Default Value Power On Sequence 18bit/pixel SW Reset No change HW Reset 18bit/pixel													

Page 86 of 141 Version: 0.26







Page 87 of 141 Version: 0.26





8.2.30. Write_Memory_Continue (3Ch)

3CH	Write_Memory_Continue													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	Х	0	0	1	1	1	1	0	0	3C	
1 st Parameter	1	1	^	D1	D1	D1	D1	D1	D1	D1	D1	D1	000	
i Parameter		ı		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
x st Parameter	4	4	^	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000	
x Parameter	Į	l		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
N st Parameter	4	4	•	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000	
N Parameter	1	1		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.

If set_address_mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Description

If set_address_mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 88 of 141 Version: 0.26





Default	Status Power On Sequence SW Reset HW Reset	All zero All zero All zero	
Image D1[17:0],, Dn Next Co	Data D2[17:0]	Act M	neter splay

Page 89 of 141 Version: 0.26






8.2.31. Read_Memory_Continue (3Eh)

3EH	_	<u>y_</u>		R	Read_N	lemory	y_Cont	tinue					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	1	1	1	0	3E
1 st Parameter	1	1	1	Х	х	Х	х	Х	х	Х	х	х	Х
2 nd Parameter	1	↑	4	D1	D1	D1	D1	D1	D1	D1	D1	D1	000
2 Parameter	1		1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
x st Parameter	1	↑	1	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000
x i didilictoi	'	1	'	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
N st Parameter	1	↑	1	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000
				[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
	This comma	This command transfers image data from the display module's frame memory to the host processor continuing from the											
	location follo	ocation following the previous read_memory_continue or read_memory_start command.											
	If set addre	f set_address_mode B5 = 0:											
	_												
	Pixels are	read con	tinuing fror	m the pixel	location	after	the read	l range	e of the	previou	ıs read_	_memory	_start or
	read_memo	read_memory_continue. The column register is then incremented and pixels are read from the frame memory until the											
	column regi	ister equal	s the End	Column (EC) value.	The col	umn regi	ster is	then rese	et to SC	and the	e page i	egister is
	incremented	d. Pixels a	re read fron	n the frame i	memory	until the	page re	gister e	equals the	End Pa	age (EP)	value o	r the host
Description	processor s	ends anoth	ner commar	nd.									
	If set_addre	ess_mode	B5 = 1:										
	Pixels are re	ead continu	uing from th	e pixel locati	on after t	he read	range of	the pre	evious rea	d_mem	ory_star	t or	
	read_memo	ory_continu	e. The pag	e register is t	hen incre	emented	and pixe	els are	read from	the fran	ne mem	ory until	the page
	register equ	als the En	d Page (EP) value. The	page reg	ister is t	hen rese	t to SP	and the c	olumn r	egister is	s increm	ented.
	Pixels are re	ead from th	ne frame me	emory until th	ie columi	n registe	r equals	the En	d Column	(EC) va	lue or th	e host p	rocessor
	sends anoth	ner comma	nd.										
	Regardless	of the colo	r mode set	in set_pixel_	format, t	he pixel	format re	eturned	by read_	memory	/_continu	ue is alw	ays 24-bit
	so there is r	no restrictio	on on the le	ngth of data.									
Restriction				Ū									
	A read_mer	mory_start	should follo	ow a set_col	umn_ad	dress, so	et_page_	_addres	ss or set_	address	_mode 1	to define	the read
	location. Otl	herwise, da	ata read wit	h read_mem	ory_cont	inue is u	indefined	ļ					
					Stati	us			Availabili	ty			
			N	ormal Mode			ff, Sleep		Yes				
Register			N	ormal Mode	On, Idle	Mode O	n, Sleep	Out	Yes				
Availability			F	Partial Mode	On, Idle I	Mode Of	f, Sleep	Out	Yes				
			F	Partial Mode	On, Idle I	Mode Or	n, Sleep (Out	Yes				
			S	leep In					Yes				
				Stat	us		Defau	ılt Valu	16	1			
				Power On S		е		om dat		1			
Default				SW Reset				change					
				HW Reset				om dat]			
			•	<u> </u>									
	•												

Page 90 of 141 Version: 0.26







Page 91 of 141 Version: 0.26





8.2.32. Set_Tear_Scanline (44h)

44H					Set_	Tear_S	Scanlir	1е					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	1	0	0	0	1	0	0	44
1 st Parameter	1	1	1	xx	0	0	0	0	0	0	0	STS [8]	0x
2 nd Parameter	1	1	↑	xx	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	xx
Description	TE signal is describes the Vertical T	not affect ne Tearing ime Scal	ed by chan Effect Out	ay Tearing Efging set_adding put Line mode	ress_mod	de bit B4	1. The Te	earing Ef	fect Line	e On has		ameter tl	
Restriction	-												
Register Availability				Normal Mode Normal Mode Partial Mode Partial Mode	On, Idle On, Idle	Mode O Mode O Mode O	n, Sleep ff, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	ity			
Default				Power On S SW Reset HW Reset		e	STS[8:	ult Valu 0]=8'h00 change 0]=8'h00	000				
Flow Chart		Se	set_tear							Para D Acc	end mand meter display dition Mode equentia ransfer		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 92 of 141 Version: 0.26





8.2.33. Get_Scanline (45h)

45H	_	- (•		G	et_Sca	nline						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	1	0	0	0	1	0	1	45
1 st Parameter	1	1	1	х	х	Х	Х	Х	х	Х	х	х	х
2 nd Parameter	1	1	1	xx	0	0	0	0	0	0	0	GTS [8]	0x
3 rd Parameter	1	1 1 xx GTS GTS GTS G [7] [6] [5]									GTS [1]	GTS [0]	xx
Description	The display returns the current scan line, N, used to update the display device. The total number of scan lines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scan line is defined as the first line of V-Sync and is denoted as Line 0. When in Sleep Mode, the value returned by get_scanline is undefined. None												
Restriction	None												
Register Availability		Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Flow Chart	-		Dun Send 1st pa	Vait 3us nmy Read arameter GTS		- - -				Actio	eter play]	

Page 93 of 141 Version: 0.26






8.2.34. Read_DDB_Start (A1h)

A1H		Read_DDB_Start											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	0	1	0	0	0	0	1	A1
1 st Parameter	1	1	1	х	х	х	x	х	х	х	х	х	х
2 nd Parameter	1	↑	1	VV	ID1	ID1	ID1	ID1	ID1	ID1	ID1	ID1	xx
2 Farameter	'	ı	'	XX	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	**
3 rd Parameter	1	↑	1	xx	ID1	ID1	ID1	ID1	ID1	ID1	ID1	ID1	xx
					[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
4 th Parameter	1	1	1	xx	ID0	ID0	ID0	ID0 [12]	ID0	ID0	ID0	ID0	xx
					[15] ID0	[14] ID0	[13] ID0	ID0	[11] ID0	[10] ID0	[9] ID0	[8] ID0	
5 th Parameter	1	1	1	XX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX
6 th Parameter	1	↑	1	xx	1	1	1	1	1	1	1	1	FF
Description	4 th paramete 5 th paramete 6 th Exit code When using from EEPRe	parameter: Dummy read d parameter: Supplier ID code ID1[15:8] d parameter: Supplier ID code ID1[7:0] D parameter: Supplier Elective Data ID21[15:8] D parameter: Supplier Elective Data ID2[7:0] Exit code (FFh). Then using the external EEPROM (EEPROME=high), the Supplier ID code ID1 and Supplier Elective Data are read back om EEPROM. Then using the internal NV memory (EEPROME=Low), the Supplier ID code ID1 and Supplier Elective Data are read back om NV memory.											
Restriction													
Register Availability			N F	ormal Mode of Partial Mode of Partial Mode of Partial Mode of the	On, Idle On, Idle I	Mode Of Mode Of Mode Of	n, Sleep f, Sleep	Out Out Out	Yes Yes Yes Yes Yes	ity			

Page 94 of 141 Version: 0.26







Page 95 of 141 Version: 0.26






В0Н					(Commai	nd Acce	ess Pro	tect				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	xx	1	0	1	1	0	0	0	0	В0
1 st parameter	0	1	↑	xx	0	0	0	0	0	0	MCAP[1]	MCAP[0]	XX
		MCA	AP[1:0]	User Comm	nand	Protec	t comm	and	Ma	anufac	turer Comi	mand	
				00h ~ Al	Fh		B0h		B1h ~ C	Fh	E0h~EFh	F0h~FFh	
		2	2'h0	Yes			Yes		Yes		Yes	Yes	
Description		2	2'h1	Yes			Yes		Yes		Yes	No	
		2	2'h2	Yes			Yes		Yes		No	No	
		2	2'h3	Yes			Yes		No		No	No	
				Normal	Anda O	Statu		f Cloom		Availal			
Degister				Normal N		n, Idle M	lode Of		Out	Ye	3		
-				Normal N	Mode O	n, Idle M n, Idle M	lode Of lode Or	, Sleep	Out Out	Ye:	3		
Register Availability				Normal M Partial M	Mode O	n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep	Out Out Out	Ye: Ye: Ye:	S S S		
Register Availability				Normal N	Mode O	n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep	Out Out Out	Ye:	S S S S		
-				Normal M Partial M Partial M	Mode O	n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep	Out Out Out	Ye: Ye: Ye:	S S S S		
-				Normal M Partial M Partial M Sleep In	Mode O	n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep , Sleep	Out Out Out	Ye: Ye: Ye: Ye:	S S S S		
Availability				Normal M Partial M Partial M Sleep In	Mode Office Offi	n, Idle M n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep , Sleep , Sleep	Out Out Out Out	Yes Yes Yes Yes	S S S S		
-				Normal M Partial M Partial M Sleep In	Mode Office Offi	n, Idle M n, Idle M n, Idle M n, Idle M	lode Of lode Or lode Off	, Sleep , Sleep , Sleep Defa	Out Out Out Out Out	Yes Yes Yes Yes Yes	S S S S		

Sleep Mode

Low Power Mode Control

DSTB=1

Deepstandby Mode



Page 96 of 141 Version: 0.26





8.2.36. Low Power Mode Control (B1h)

B1H		Low Power Mode Control											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	xx	1	0	1	1	0	0	0	1	B1
1 st parameter	0	1	1	XX	0	0	0	0	0	0	0	DSTB	XX
		indby mod ver enters		o Standby N	/lode wl	hen DS	TB=1. I	nternal	logic po	ower su	ıpply cir	cuit (VDI	D) is
Description				•									•
	turnea c	own ena	bling low	power cons	ower consumption. In the Deep Standby mode, data stored in the Frame					me			
	Memory	and the	Instructio	ns are not r	etained	l. Rewri	te them	after th	ne Deep	Stand	by mod	e is exite	ed.
						tatus			Availa	ability			
				Normal Mo					Y	es			
Register				Normal Mo						es			
Availability				Partial Mod						es			
				Partial Mod	de On, Io	lle Mode	On, Sle	ep Out		es			
				Sleep In					Y	es			
Default	StatusDefault ValuePower On SequenceDSTB=0SW ResetNo changeHW ResetDSTB=0												
Flow Chart		DST	lode Cont	rol					Acti	nand neter splay			

Page 97 of 141 Version: 0.26





8.2.37. Frame Memory Access and Interface Setting (B3h)

взн		Frame Memory Access and Interface Setting											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	1	1	B3
1 st parameter	0	1	1	XX	0	0	0	0	0	0	WEMODE	0	XX
1 st parameter	0	1	1	XX	0	0	0	0	0	TEI[2]	TEI[10]	TEI[0]	XX
2 nd parameter	0	1	↑	XX	0	0	0	0	0	DENC[2]	DENC[1]	DENC[0]	xx
4 th parameter	0	1	1	XX	0	0	EPF[1]	EPF[0]	0	0	0	DFM	xx

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

TEI[2:0]: ILI9481 starts to output TE signal in the output interval set by TEI[2:0] bits.

TEI[2:0]	Output Interval
000	1 frame
001	2 frame
011	4 frame
101	6 frame
Others	Setting Prohibited

DENC[2:0]: Set the GRAM write cycle through the RGB interface

DENC[2:0]	GRAM Write Cycle (Frame periods)
000	1 Frame
001	2 Frames
010	3 Frames
011	4 Frames
100	5 Frames
101	6 Frames
110	7 Frames
111	8 Frames

Description

DFM: The bit is used to define image data write/read format to the Frame Memory in DBI Type B (16bit bus interface) and DBI Type C serial interface operation.

EPF[1:0] Set the data format when 16bbp (R,G,B) to 18 bbp (r, g, b) is stored in the internal GRAM.

EPF[1:0]	Expand 16bbp (R,G,B) to 18 bbp (R, G, B)
	MSB is inputted to LSB
00	$r[5:0] = \{R[4:0], R[4]\}$
00	g[5:0] = {G[5:0]}
	b[5:0] = {B[4:0], B[4]}
	"0" is inputted to LSB
	$r[5:0] = \{R[4:0], 0\}$
	g[5:0] = {G[5:0]}
01	b[5:0] = {B[4:0], 0}
	Exception:
	R[4:0], B[4:0]=5'h1F \rightarrow r[5:0], b[5:0] = 6'h3F
10	"1" is inputted to LSB
10	r[5:0] = {R[4:0], 1}

Page 98 of 141 Version: 0.26





	11	g[5:0] = {G b[5:0] = {B Exception: R[4:0], B[4 Setting dis	.[4:0], 1} : ::0]=5'h00 → r[5:0], b[5:0] =	6'h00		
			Status	Availability		
	N	Normal Mode O	Yes			
Register	<u> </u>	Normal Mode O	n, Idle Mode On, Sleep Out	Yes		
Availability	<u> </u>	Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes		
	<u> </u>	Partial Mode Or	n, Idle Mode On, Sleep Out			
	S	Sleep In				
		Status	Default Va		250	
	Power	On Sequence	WEMODE=0, TEI[2:0]=3'h0	, DENC[2:0]=3	nu,	
Default	SV	N Reset	DFM=1'h0, EPF[1:0]=2'h0 No change			
		N Reset	WEMODE:=0, TEI[2:0]=3'h0, DEN DFM=1'h0, EPF[1:0]=2'h0		3'h0,	

Page 99 of 141 Version: 0.26





8.2.38. Display Mode and Frame Memory Write Mode Setting (B4h)

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 100 of 141 Version: 0.26





8.2.39. Device Code Read (BFh)

BFH	Device Code Read												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	1	1	1	BF
1 st parameter	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	х
2 nd parameter	0	1	1	XX	0	0	0	0	0	0	1	0	02
3 rd parameter	0	0 1 xx 0 0 0 0 1 0 0 04							04				
4 th parameter	0	1	1	XX	1	0	0	1	0	1	0	0	94
5 th parameter	0	1	1	XX	1	0	0	0	0	0	0	1	81
6 th parameter	0	1	1	XX	1	1	1	1	1	1	1	1	FF
Description	2 nd parameter: MIPI Alliance code 3 rd parameter: MIPI Alliance code 4 th parameter: Device ID code of ILI9481 5 th parameter: Device ID code of ILI9481 6 th parameter: Exit code (FFh)												
				5	Status			Av	ailabili	ty			
			Normal	Mode On, I	dle Mod	de Off, S	Sleep O	ut	Yes				
Register			Normal	Mode On, I	dle Mod	de On, S	Sleep O	ut	Yes				
Availability			Partial	Mode On, Id	dle Mod	e Off, S	Іеер Оц	ıt	Yes				
			Partial	Mode On, Id	dle Mod	e On, S	leep Ou	ıt	Yes				
			Sleep I	n					Yes				
Status Default Value													
Default		-		Sequence									
		}		Reset			No ch	ange					
		Ĺ	HW	Reset									

Page 101 of 141 Version: 0.26








8.2.40. Panel Driving Setting (C0h)


C0H		Panel Driving Setting											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	0	0	C0
1 st Parameter	1	1	↑	0	0	0	0	REV	SM	GS	0	0	х
2 nd Parameter	1	1	↑	0	0	0	NL [5]	NL [4]	NL [3]	NL [2]	NL [1]	NL [0]	xx
3 rd Parameter	1	1	↑	0	0	SCN [6]	SCN [5]	SCN [4]	SCN [3]	SCN [2]	SCN [1]	SCN [0]	xxx
4 th Parameter	1	1	↑	0	0	0	0	0	0	0	0	PTV	XXX
5 th Parameter	1	1	↑	0	0	0	0	NDL	0	PTS [2]	PTS [1]	PTS [0]	xxx
6 th Parameter	1	1	↑	0	0	0	0	PTG	ISC [3]	ISC [2]	ISC [1]	ISC [0]	xxx

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.



Page 102 of 141 Version: 0.26





REV: Enables the grayscale inversion of the image by setting REV=1.

REV	GRAM Data	Source Output in Display Area				
KEV	GRAW Data	Positive polarity	negative polarity			
	18'h00000	V63	V0			
0	:	:	:			
	18'h3FFFF	V0	V63			
	18'h00000	V0	V63			
1	:	:	:			
	18'h3FFFF	V63	V0			

NL[5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL[5:0]	LCD Drive Line
6'h00 ~ 6'h3B	8 * (NL5:0]+1) lines
Others	Setting inhibited

-	Scanning Start Position						
SCN[6:0]	s	M=0	SM=1				
	GS=0	GS=1	GS=0	GS=1			
00h ~ 3Bh	G[1+SCN[6:0]*4]	G[480 - SCN[6:0]*4]	G[1+SCN[6:0]*8]	G[480 - SCN[6:0]*8]			
3Ch ~ 77h	G[1+SCN[6:0]*4]	G[480 - SCN[6:0]*4]	G[2+(SCN[6:0]-3Ch)*8]	G[479 – (SCN[6:0]-3Ch)*8]			
Others	Setting disabled	Setting disabled	Setting disabled	Setting disabled			

PTV: Sets the Vcom output in non-display area drive period.

PTV	Vcom operation in non-display drive period					
0	Normal Operation					
1	Halts VCOM Operation					

NDL: Sets the source output level in non-display area. Settings are different to normally black panels and normally white panels.

NDL -	Non-dis	play Area
NDL	Positive	Negative
0	V63	V0
1	V0	V63

PTG: Sets the scan mode in non-display area. Select frame-inversion AC drive when interval-scan is selected.

PTG	Scan Mode in non-display area
0	Normal Scan

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 103 of 141 Version: 0.26





Interval Scan

ISC[3:0]: Set the scan cycle when PTG selects interval scan in non-display area drive period. The scan cycle is defined by n frame periods, where n is an odd number from 3 to 31. The polarity of liquid crystal drive voltage from the gate driver is inverted in the same timing as the interval scan cycle.

ISC[3:0]	Scan cycle	(f _{FRAME})=60Hz
4'h0	Setting inhibited	_
4'h1	3 frames	50ms
4'h2	5 frames	84ms
4'h3	7 frames	117ms
4'h4	9 frames	150ms
4'h5	11 frames	184ms
4'h6	13 frames	217ms
4'h7	15 frames	251ms
4'h8	17 frames	284ms
4'h9	19 frames	317ms
4'hA	21 frames	351ms
4'hB	23 frames	384ms
4'hC	25 frames	418ms
4'hD	27 frames	451ms
4'hE	29 frames	484ms
4'hF	31 frames	518ms

PTS[2:0]:

Set the source output level in non-display area drive period (front/back porch period and blank area between partial displays).

When PTS[2] = 1, the operation of amplifiers which generates the grayscales other than V0 and V63 are halted and the step-up clock frequency becomes half the normal frequency in non-display drive period in order to reduce power consumption.

	Source output level		Grayscale	
PTS[2:0]	Positive polarity	Negative polarity	amplifier in operation	Step-up clock frequency
000	V63	V0	V63 and V0	Register Setting(DC1, DC0)
001	V0	V63	-	-
010	GND	GND	V63 and V0	Register Setting(DC1, DC0)
011	Hi-Z	Hi-Z	V63 and V0	Register Setting(DC1, DC0)
100	Setting Prohibited	Setting Prohibited		
101	Setting Prohibited	Setting Prohibited		
110	Setting Prohibited	Setting Prohibited	·	
111	Setting Prohibited	Setting Prohibited		

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 104 of 141 Version: 0.26





Status	Default Value
Power On Sequence	SM=0, REV=0, NL[6:0]=7'h3B, PTV=0, NDL=0, PTG=1, ISC[3:0]=4'h1, PTS[2:0]=3'h0
t SW Reset	No change
HW Reset	SM=0, REV=1, NL[6:0]=7'h3B, PTV=0, PTG=1, NDL=0,ISC[3:0]=4'h1, PTS[2:0]=3'h0

Version: 0.26





8.2.41. Display_Timing_Setting for Normal Mode (C1h)

C1H		Display_Timing_Setting for Normal Mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	X	1	1	0	0	0	0	0	1	C1
1 st Parameter	1	1	1	0	0	0	0	BC0	0	0	DIV0[1]	DIV0[0]	х
2 nd Parameter	1	1	↑	0	0	0	0	RTN0[4]	RTN0[3]	RTN0[2]	RTN0[1]	RTN0[0]	xx
3 rd Parameter	1	1	1	0	FP0[3]	FP0[2]	FP0[1]	FP0[0]	BP0[3]	BP0[2]	BP0[1]	BP0[0]	xxx

BC0: BC0 is used to select VCOM liquid crystal drive waveform.

BC0 = 0: Frame inversion waveform is selected.

BC0 = 1: Line inversion waveform is selected.

DIV0[1:0]: DIV0[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV0[1:0]	Division Ratio
2'h0	1/1
2'h1	1/2
2'h2	1/4
2'h3	1/8

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line: RTNn setting
division ratio: DIVn setting
Line: total driving line number
BP: back porch line number

FP: front porch line number

RTN0[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN[4:0]	Clocks per line
5'h00~0F	Setting prohibited
5'h10	16 clocks
5'h11	17 clocks
5'h12	18 clocks
5'h13	19 clocks
5'h14	20 clocks

RTN[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

RTN[4:0]	Clocks per line
5'h1B	27 clocks
5'h1C	28 clocks
5'h1D	29 clocks
5'h1E	30 clocks
5'h1F	31 clocks

FP0[3:0], BP0[3:0]

FP0[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP0[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 106 of 141 Version: 0.26





	display).						
		FP[3:0]	Fror	nt and back	FP[3:0]	Front and	back
		BP[3:0]	porch per	riod (line period)	BP[3:0]	porch period (li	ne period)
		4'h0	Settir	ng prohibited	4'h8	8 lines	3
		4'h1	Settir	ng prohibited	4'h9	9 lines	3
		4'h2		2 lines	4'hA	10 line	s
		4'h3		3 lines	4'hB	11 line	S
		4'h4		4 lines	4'hC	12 line	S
		4'h5		5 lines	4'hD	13 line	s
		4'h6		6 lines	4'hE	14 line	S
		4'h7		7 lines	4'hF	15 line	S
estriction	The condition in s			0. 2200			
Restriction	The conduon in s	Curing Dr. and				A	1
estriction	The condition in s	otting Dr. and		Status	Off Sleen Ou	Availability Ves	
	The condition in s		Normal N	Status Mode On, Idle Mode		ıt Yes	
egister	The condition in s	etting Di ani	Normal N	Status Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou	t Yes t Yes	
legister	The condition in s	eung Di and	Normal Normal Normal N	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode (On, Sleep Ou Off, Sleep Ou	t Yes t Yes t Yes	
Register	The condition in s	eung Di and	Normal Normal Normal N	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou	t Yes t Yes t Yes	
Register	THE CONDITION IN S	euing Di ani	Normal No	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou	t Yes t Yes t Yes t Yes	
Restriction Register Availability	THE CONDITION IN S	eung Di and	Normal No	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou	t Yes t Yes t Yes t Yes	
Register	The condition in s	Statu	Normal No	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou On, Sleep Ou	t Yes t Yes t Yes t Yes	
Register vailability			Normal No	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou On, Sleep Ou Defaul	t Yes t Yes t Yes t Yes Yes t Yes	P=4'h8
Register	P	Statu	Normal No	Status Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	On, Sleep Ou Off, Sleep Ou On, Sleep Ou Defaul	t Yes t Yes t Yes t Yes Yes t Yes	P=4'h8

Version: 0.26





8.2.42. Display_Timing_Setting for Partial Mode (C2h)

C2H		Display_Timing_Setting for Partial Mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	1	0	C2
1 st Parameter	1	1	1	0	0	0	0	BC1	0	0	DIV1[1]	DIV1[0]	х
2 nd Parameter	1	1	1	0	0	0	0	RTN1[4]	RTN1[3]	RTN1[2]	RTN1[1]	RTN1[0]	xx
3 rd Parameter	1	1	1	0	FP1[3]	FP1[2]	FP1[1]	FP1[0]	BP1[3]	BP1[2]	BP1[1]	BP1[0]	xxx

BC1: BC1 is used to select VCOM liquid crystal drive waveform.

BC1 = 0: Frame inversion waveform is selected.

BC1 = 1: Line inversion waveform is selected.

DIV1[1:0]: DIV1[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV1[1:0]	Division Ratio
2'h0	1/1
2'h1	1/2
2'h2	1/4
2'h3	1/8

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line: RTNn setting division ratio: DIVn setting Line: total driving line number BP: back porch line number

FP: front porch line number

RTN1[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN1[4:0]	Clocks per line
5'h00~0F	Setting prohibited
5'h10	16 clocks
5'h11	17 clocks
5'h12	18 clocks
5'h13	19 clocks
5'h14	20 clocks

RTN1[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

RTN1[4:0]	Clocks per line
5'h1B	27 clocks
5'h1C	28 clocks
5'h1D	29 clocks
5'h1E	30 clocks
5'h1F	31 clocks

FP1[3:0], BP1[3:0]

FP1[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP1[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 108 of 141 Version: 0.26





	display).						
		FP1[3:0]	Fro	ont and back	FP1[3:0]	Front and	d back
		BP1[3:0]	porch p	eriod (line period)	BP1[3:0]	porch period (line period)
		4'h0	Set	ting prohibited	4'h8	8 line	es
		4'h1	Set	ting prohibited	4'h9	9 line	es
		4'h2		2 lines	4'hA	10 lin	es
		4'h3		3 lines	4'hB	11 lin	es
		4'h4		4 lines	4'hC	12 lin	es
		4'h5		5 lines	4'hD	13 lin	es
		4'h6		6 lines	4'hE	14 lin	es
		4'h7		7 lines	4'hF	15 lin	es
	Note to Setting	BP and FP					
			d ED hite o	ara: RD>2 lings FD>	2 lines FP+RP	≤ 16 lines	
	The condition in	setting BP and	u i r bits a	aic. Di = 2 iiiics i i = i			
Restriction	The condition in	setting BP and	u i F bits a	are. Dr =2 iiiles i r =2	Z IIIICS I I I I I		
Restriction	The condition in	setting BP and	u i r bits a	are. Dr =2 lines rr =2			•
Restriction	The condition in	setting BP and	u i i bits a	Status	Z IIIICS I I I I I	Availability	
Restriction	The condition in	setting BP and				Availability	
	The condition in	setting BP and	Normal	Status	Off, Sleep Out	Availability Yes	
Register	The condition in	setting BP and	Normal Normal	Status I Mode On, Idle Mode	Off, Sleep Out On, Sleep Out	Availability Yes	
Register	The condition in	setting BP and	Normal Normal Partial	Status I Mode On, Idle Mode I Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes	
Register	The condition in	setting BP and	Normal Normal Partial	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes	
Register	The condition in	setting BP and	Normal Normal Partial Partial	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes	
Register	The condition in	setting BP and	Normal Normal Partial Partial	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes	
Restriction Register Availability	The condition in	setting BP and	Normal Normal Partial Partial	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes	
Register	The condition in	Status	Normal Normal Partial Partial Sleep I	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes Yes	
Register Availability			Normal Normal Partial Partial Sleep I	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode	Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes Yes	1=4'h8
Register	Pc	Status	Normal Normal Partial Partial Sleep I	Status I Mode On, Idle Mode I Mode On, Idle Mode Mode On, Idle Mode Mode On, Idle Mode n	Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes Yes	1=4'h8

Page 109 of 141 Version: 0.26





8.2.43. Display_Timing_Setting for Idle Mode (C3h)

СЗН		Display_Timing_Setting for Idle Mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	1	1	C3
1 st Parameter	1	1	1	0	0	0	0	BC2	0	0	DIV2[1]	DIV2[0]	х
2 nd Parameter	1	1	1	0	0	0	0	RTN2[4]	RTN2[3]	RTN2[2]	RTN2[1]	RTN2[0]	xx
3 rd Parameter	1	1	1	0	FP2[3]	FP2[2]	FP2[1]	FP2[0]	BP2[3]	BP2[2]	BP2[1]	BP2[0]	xxx

BC2: BC1 is used to select VCOM liquid crystal drive waveform.

BC1 = 0: Frame inversion waveform is selected.

BC1 = 1: Line inversion waveform is selected.

DIV2[1:0]: DIV1[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV2[1:0]	Division Ratio					
2'h0	1/1					
2'h1	1/2					
2'h2	1/4					
2'h3	1/8					

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line: RTNn setting
division ratio: DIVn setting
Line: total driving line number
BP: back porch line number

FP: front porch line number

RTN2[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN2[4:0]	Clocks per line
5'h00~0F	Setting prohibited
5'h10	16 clocks
5'h11	17 clocks
5'h12	18 clocks
5'h13	19 clocks
5'h14	20 clocks

RTN2[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

RTN2[4:0]	Clocks per line
5'h1B	27 clocks
5'h1C	28 clocks
5'h1D	29 clocks
5'h1E	30 clocks
5'h1F	31 clocks

FP2[3:0], BP2[3:0]

FP2[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP2[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 110 of 141 Version: 0.26





	display).						
		FP2[3:0]	F	ront and back	FP2[3:0]	Front and	d back
		BP2[3:0]	porch	period (line period)	BP2[3:0]	porch period (line period)
		4'h0	Se	etting prohibited	4'h8	8 line	es
		4'h1	Se	etting prohibited	4'h9	9 line	es
		4'h2		2 lines	4'hA	10 lin	es
		4'h3		3 lines	4'hB	11 lin	es
		4'h4		4 lines	4'hC	12 lin	es
		4'h5		5 lines	4'hD	13 lin	es
		4'h6		6 lines	4'hE	14 lin	es
		4'h7		7 lines	4'hF	15 lin	es
	Note to Setting	BP and FP					
	The condition in	setting BP and	d FP bits	are: BP≧2 lines FP≧2	2 lines FP+BP	≤ 16 lines	
striction							
0011.01.01.						_	
				Status		Availability	
			Norma	Status al Mode On, Idle Mode	Off, Sleep Out		
egister						Yes	
-			Norma	al Mode On, Idle Mode	On, Sleep Out	Yes	
-			Norma Partia	al Mode On, Idle Mode al Mode On, Idle Mode	On, Sleep Out Off, Sleep Out	Yes Yes	
_			Norma Partia	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (On, Sleep Out Off, Sleep Out	Yes Yes Yes	
-			Norma Partia Partia	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (On, Sleep Out Off, Sleep Out	Yes Yes Yes Yes Yes	
-			Norma Partia Partia	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (On, Sleep Out Off, Sleep Out	Yes Yes Yes Yes Yes	
Register Availability			Norma Partia Partia	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (On, Sleep Out Off, Sleep Out	Yes Yes Yes Yes Yes	
-		Status	Norma Partia Partia	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (On, Sleep Out Off, Sleep Out On, Sleep Out	Yes Yes Yes Yes Yes Yes	
-	Pov	Status ver On Seque	Norma Partia Partia Sleep	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (In	On, Sleep Out Off, Sleep Out On, Sleep Out Default	Yes Yes Yes Yes Yes Yes Yes	=4'h8
vailability		ver On Seque	Norma Partia Partia Sleep	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode of al Mode On, Idle Mode of In BC2=1'h1, DIV2=2'h0	On, Sleep Out Off, Sleep Out On, Sleep Out Default	Yes Yes Yes Yes Yes Yes Yes	=4'h8
-	SW		Norma Partia Partia Sleep	al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode (al Mode On, Idle Mode (In	On, Sleep Out Off, Sleep Out On, Sleep Out Default On, RTN2=5'h10	Yes Yes Yes Yes Yes Yes Yes Yes	

Page 111 of 141 Version: 0.26





8.2.44. Frame Rate and Inversion Control (C5h)

C5H		Frame Rate Control											
3011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	1	1	0	0	0	1	0	1	C5
1 st Parameter	1	1	<u> </u>	0	0	0	0	0	0	FRA[2]	FRA[1]	FRA[0]	-
				the full co				de.					
					FRA	[2:0]		Fran	ne Rat	e (Hz)			
					00	00				125			
Description					00					100			
					01				85	(default)			
					01					72			
					10) <u>0</u>				56 50			
						10				45			
					11					42			
Restriction													
			Γ			Statı	ıs			Availabi	lity		
				Normal M	lode O			Off, Sle	ep Out				
Register Availability				Normal M									
regioter / tvaliability			-	Partial M						Yes			
			}	Partial M	ode Or			n, Sle	ep Out	Yes			
			L			Sleep	ın			Yes			
					Status		D	efault FRA[3:0]				
Default				Power C				4'b01					
					V Rese			4'b01					
				L HV	V Rese	t	I	4'b01	00				

Page 112 of 141 Version: 0.26





8.2.45. Interface Control (C6h)

C6H					In	terfac	e Con	trol					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	1	1	0	C6
1 st Parameter	1	1	1	х	SDA_EN	0	0	VSPL	HSPL	0	EPL	DPL	XX
	DPL: Se	PL: Sets the signal polarity of the PCLK pin.											
	DF	PL = "0" 7	The data is	s input on	the rising edg	e of P	CLK.						
	DF	PL = "1" T	The data is	s input on	the falling ed	ge of F	CLK.						
	EPL: Se	ets the sig	gnal polari	ty of the E	NABLE pin.								
	EF	PL = "0" T	he data D)B[17:0] is	written when	ENAE	BLE = '	"0".					
	EF	PL = "1" T	he data D)B[17:0] is	written when	ENAE	BLE = '	"1".					
	HSPL: S	Sets the s	signal pola	rity of the	HSYNC pin.								
Description	HS	SPL = "0"	Low activ	⁄e									
	HS	SPL = "1"	High acti	ve									
	VSPL: S	Sets the s	signal pola	rity of the	VSYNC pin.								
	VS	SPL = "0"	Low activ	re									
	VS	SPL = "1"	High activ	ve									
	SDA_EI	N: DBI ty	pe C inter	face selec	tion								
	SI	DA_EN =	"0", DIN a	and DOUT	pins are use	d for D	BI typ	e C interfa	ce mode.				
	SI	DA_EN =	"1", DIN/S	SDA pin is	used for DBI	type C	interf	ace mode	and DOU	T pin i	s not use	ed.	
			[Stat	us			Availabi	lity			
				Normal N	lode On, Idle	Mode	Off, S	leep Out	Yes				
Register Availability				Normal N	lode On, Idle	Mode	On, S	leep Out	Yes				
Register Availability			ļ	Partial M	lode On, Idle	Mode	Off, SI	eep Out	Yes				
				Partial M	lode On, Idle	Mode	On, SI	eep Out	Yes				
				Sleep In					Yes				
			Status					Default Va	alue				
Default		Power	On Seque	ence D	PL=1'h0, EP	L=1'h1	, VSP	L=1'h0, H	SPL=:1'h0	,SDA_	EN=1'h0)	
Delault		SW Re	set	N	lo change								
		HW Re	set		PL=1'h0, EP	L=1'h1	, VSP	L=1'h0, H	SPL=:1'h0	,SDA_	EN=1'h()	
	_!												

Page 113 of 141 Version: 0.26





8.2.46. Gamma Setting (C8h)

C8H			<u>, </u>			Ga	ımma Se	etting					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	1	0	0	1	0	0	0	C8
1 st Parameter	1	1	↑	х	0	KP1[2]	KP1[1]	KP1[0]	0	KP0[2]	KP0[1]	KP0[0]	xx
2 nd Parameter	1	1	↑	Х	0	KP3[2]	KP3[1]	KP3[0]	0	KP2[2]	KP2[1]	KP2[0]	xx
3 rd Parameter	1	1	↑	х	0	KP5[2]	KP5[1]	KP5[0]	0	KP4[2]	KP4[1]	KP4[0]	xx
4 th Parameter	1	1	↑	х	0	RP1[2]	RP1[1]	RP1[0]	0	RP0[2]	RP0[1]	RP0[0]	xx
5 th Parameter	1	1	↑	х	0	0	0	0	VRP0[3]	VRP0[2]	VRP0[1]	VRP0[0]	xx
6th Parameter	1	1	↑	х	0	0	0	VRP1[4]	VRP1[3]	VRP1[2]	VRP1[1]	VRP1[0]	xx
7 th Parameter	1	1	↑	х	0	KN1[2]	KN1[1]	KN1[0]	0	KN0[2]	KN0[1]	KN0[0]	xx
8 th Parameter	1	1	↑	х	0	KN3[2]	KN3[1]	KN3[0]	0	KN2[2]	KN2[1]	KN2[0]	xx
9 th Parameter	1	1	↑	х	0	KN5[2]	KN5[1]	KN5[0]	0	KN4[2]	KN4[1]	KN4[0]	xx
10 th Parameter	1	1	↑	х	0	RN1[2]	RN1[1]	RN1[0]	0	RN0[2]	RN0[1]	RN0[0]	xx
11 th Parameter	1	1	↑	х	0	0	0	0	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]	xx
12 th Parameter	1	1	↑	х	0	0	0	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	xx
Description	VRP1-0[KN5-0[2 RN1-0[2	[4:0] : γ a :0] : γ fin :0] : γ gra	mplitude e adjustm adient adj	adjustment nent registe ustment re adjustment	regis	ter for ponegative properties the second sec	ositive po polarity tive polar	larity					
						Statu	ıc		Λyai	lability			
				Normal M	lode (Sleen O		res			
				Normal M						res			
Register Availability				Partial M	ode C	On, Idle N	lode Off,	Sleep Ou	ut \	⁄es			
				Partial M	ode C	On, Idle N	lode On,	Sleep Ou	ut \	⁄es			
				Sleep In					<u> </u>	res			
				Status	;			Defaul	t Value				
Default			Po	wer On Sec	quenc	e All	the para	meters ar	e 00h				
DEIAUIL			SW	/ Reset		No	change						
			HV	/ Reset		All	the para	meters ar	e 00h				
	L												

Page 114 of 141 Version: 0.26





8.2.47. Power_Setting (D0h)

D0H		Power_Setting											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	0	0	0	D0
1 st Parameter	1	1	↑	х	0	0	0	0	0	VC[2]	VC[1]	VC[0]	xx
2 nd Parameter	1	1	↑	x	0	PON	0	0	0	BT[2]	BT[1]	BT[0]	xx
3 rd Parameter	1	1	↑	x	0	0	0	VCIRE	VRH[3]	VRH[2]	VRH[1]	VRH[0]	xx

VC[2:0] Sets the ratio factor of Vci to generate the reference voltages Vci1.

VC[2:0]	Vci1 voltage
3'h0	0.95 x Vci
3'h1	090 x Vci
3'h2	0.85 x Vci
3'h3	0.80 x Vci
3'h4	0.75 x Vci
3'h5	0.70 x Vci
3'h6	Disable
3'h7	1.0 x Vci

BT[2:0] Sets the Step up factor and output voltage level from the reference voltages Vci1.

BT[2:0]	DDVDH	VCL	VGH	VGL
3'h0	Vci1 x 2	- Vci1		- Vci1 x 5
3'h1	Vci1 x 2	1/2:4	Vci1 x 6	- Vci1 x 4
3'h2	VCITX 2	- Vci1		- Vci1 x 3
3'h3				- Vci1 x 5
3'h4	Vci1 x 2	- Vci1	Vci1 x 5	- Vci1 x 4
3'h5				- Vci1 x 3
3'h6	Vai4 0	1/-:4	\/ai4 \\ 4	- Vci1 x4
3'h7	Vci1 x 2	- Vci1	Vci1 x 4	- Vci1 x3

Description

Note 1: Connect capacitors where required when using DDVDH, VGH, VGL and VCL voltages.

Note 2: Set following voltages within the respective ranges:

DDVDH = 6.0V (max)

VGH = 18.0V (max)

VGL= -12.5V (max)

VCL= -3.0V (max).

PON is used to control the operation to generate VGL.

PON=0: Halts the step-up operation to generate VGL.

PON=1: Starts the step-up operation to generate VGL.

VRH[3:0]: Sets the factor to generate VREG1OUT from VCI

VCIRE: Select the external reference voltage Vci or internal reference voltage VCIR.

VCIRE=0	External reference voltage Vci (default)
VCIRE =1	Internal reference voltage 2.5V

Page 115 of 141 Version: 0.26





			VCIRE	E =0				V	CIR1 =1	
	VRH3	VRH2	VRH1	VRH0	VREG10UT	VRH3	VRH2	VRH1	VRH0	VREG10UT
	0	0	0	0	Halt	0	0	0	0	Halt
	0	0	0	1	Vci x 2.00	0	0	0	1	2.5V x 2.00 = 5.000V
	0	0	1	0	Vci x 2.05	0	0	1	0	2.5V x 2.05 = 5.125V
	0	0	1	1	Vci x 2.10	0	0	1	1	2.5V x 2.10 = 5.250
	0	1	0	0	Vci x 2.20	0	1	0	0	2.5V x 2.20 = 5.500
	0	1	0	1	Vci x 2.30	0	1	0	1	2.5V x 2.30 = 7.750
	0	1	1	0	Vci x 2.45	0	1	1	0	2.5V x 2.40 = 6.000
	0	1	1	1	Vci x 2.40	0	1	1	1	2.5V x 2.40 = 6.000
	1	0	0	0	Vci x 1.60	1	0	0	0	2.5V x 1.60 = 4.000\
	1	0	0	1	Vci x 1.65	1	0	0	1	2.5V x 1.65 = 4.125\
	1	0	1	0	Vci x 1.70	1	0	1	0	2.5V x 1.70 = 4.250\
	1	0	1	1	Vci x 1.75	1	0	1	1	2.5V x 1.75 = 4.375\
	1	1	0	0	Vci x 1.80	1	1	0	0	2.5V x 1.80 = 4.500\
	1	1	0	1	Vci x 1.85	1	1	0	1	2.5V x 1.85 =4.625V
	1	1	1	0	Vci x 1.90	1	1	1	0	2.5V x 1.90 = 4.750\
	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta	Vci x 1.95 ge will be same as	1 s VCI.	1	1	1	2.5V x 1.90 = 4.750\ 2.5V x 1.95 = 4.875\
	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta	Vci x 1.95 ge will be same a: tting restriction: Vi	1 s VCI. REG1OUT	1	1 DH - 0.2	1 5) V.	
	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set	Vci x 1.95 ge will be same as tting restriction: Vi	1 s VCI. REG1OUT	1 - ≤ (DDV	1 DH - 0.23 Availal	1 5) <i>V</i> .	
	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo	1 s VCI. REG1OUT	1 · ≤ (DDV	1 DH - 0.2s Availal Yes	5) V.	
•	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal	Vci x 1.95 ge will be same as tting restriction: Vi Status Mode On, Idle Mc Mode On, Idle Mc	1 s VCI. REG1OUT ode Off, Sloode On, Sloode On, Sloode	1 ≤ (DDV eep Out	DH - 0.2s Availal Yes	5)V.	
•	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal Normal Partial	Vci x 1.95 ge will be same as tting restriction: Vi Status Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo	1 S VCI. REG1OUT ode Off, Sloode On, Sloode Off, Slood	1 eep Out eep Out	1 DH - 0.28 Availal Yes Yes	1 5) V. Dility S S S	
-	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal Normal Partial Partial	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo	1 S VCI. REG1OUT ode Off, Sloode On, Sloode Off, Slood	1 eep Out eep Out	Availal Yes Yes	1 5) V. pility s s s s	
•	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal Normal Partial	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo	1 S VCI. REG1OUT ode Off, Sloode On, Sloode Off, Slood	1 eep Out eep Out	1 DH - 0.28 Availal Yes Yes	1 5) V. pility s s s s	
•	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal Normal Partial Partial	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo	1 S VCI. REG1OUT ode Off, Sloode On, Sloode Off, Slood	1 eep Out eep Out	Availal Yes Yes	1 5) V. pility s s s s	
•	1 1 When VCI<2	1 2.5V, Intern	1 nal refere	1 ence volta H[3:0] set Normal Normal Partial Partial Sleep In	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo Mode On, Idle Mo	1 s VCI. REG1OUT ode Off, Sloode On, Sloode Off, Sloode Off, Sloode On, Slood	1 eep Out eep Out	Availal Yes Yes Yes	1 5) V. pility s s s s	
Availability	1 1 When VCI<2	1 2.5V, Internative VC[2:0	1 nal refere n] and VR	1 ence volta H[3:0] set Normal Normal Partial Partial Sleep In	Vci x 1.95 ge will be same as tting restriction: VI Status Mode On, Idle Mo	1 S VCI. REG1OUT Dide Off, Slipode On, Sli	1 eep Out eep Out eep Out eep Out eep Out	Availal Yes Yes Yes	1 5) V. pility s s s s	
Register Availability Default	1 1 When VCI<2	1 2.5V, Internative VC[2:0	1 nal refere n] and VR	1 ence volta H[3:0] set Normal Normal Partial Partial Sleep In	Vci x 1.95 ge will be same as tting restriction: Vi Status Mode On, Idle Mo VC[2:0]=3'h7	1 S VCI. REG1OUT Dide Off, Slipode On, Sli	1 eep Out eep Out eep Out eep Out eep Out	Availal Yes Yes Yes	1 5) V. pility s s s s	

Page 116 of 141 Version: 0.26





8.2.48. VCOM Control (D1h)

D1H		VCOM Control											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	0	1	D1
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	SEL VCM	xx
2 nd Parameter	1	1	1	х	0	0	VCM[5]	VCM[4]	VCM[3]	VCM[2]	VCM[1]	VCM[0]	xx
3 rd Parameter	1	1	1	х	0	0	0	VDV[4]	VDV[3]	VDV[2]	VDV[1]	VDV[0]	xx

VCM [6:0] is used to set factor to generate VCOMH voltage from the reference voltage VREG1OUT.

	T		
VCM[5:0]	VCOMH Voltage	VCM[5:0]	VCOMH Voltage
6'h00	VREG1OUT x 0.685	6'h20	VREG1OUT x 0.845
6'h01	VREG1OUT x 0.690	6'h21	VREG1OUT x 0.850
6'h02	VREG1OUT x 0.695	6'h22	VREG1OUT x 0.855
6'h03	VREG1OUT x 0.700	6'h23	VREG1OUT x 0.860
6'h04	VREG1OUT x 0.705	6'h24	VREG1OUT x 0.865
6'h05	VREG1OUT x 0.710	6'h25	VREG10UT x 0.870
6'h06	VREG1OUT x 0.715	6'h26	VREG1OUT x 0.875
6'h07	VREG1OUT x 0.720	6'h27	VREG1OUT x 0.880
6'h08	VREG1OUT x 0.725	6'h28	VREG1OUT x 0.885
6'h09	VREG1OUT x 0.730	6'h29	VREG1OUT x 0.890
6'h0A	VREG1OUT x 0.735	6'h2A	VREG1OUT x 0.895
6'h0B	VREG1OUT x 0.740	6'h2B	VREG1OUT x 0.900
6'h0C	VREG1OUT x 0.745	6'h2C	VREG1OUT x 0.905
6'h0D	VREG1OUT x 0.750	6'h2D	VREG1OUT x 0.910
6'h0E	VREG1OUT x 0.755	6'h2E	VREG1OUT x 0.915
6'h0F	VREG1OUT x 0.760	6'h2F	VREG1OUT x 0.920
6'h10	VREG1OUT x 0.765	6'h30	VREG1OUT x 0.925
6'h11	VREG1OUT x 0.770	6'h31	VREG1OUT x 0.930
6'h12	VREG1OUT x 0.775	6'h32	VREG1OUT x 0.935
6'h13	VREG1OUT x 0.780	6'h33	VREG1OUT x 0.940
6'h14	VREG1OUT x 0.785	6'h34	VREG1OUT x 0.945
6'h15	VREG1OUT x 0.790	6'h35	VREG1OUT x 0.950
6'h16	VREG1OUT x 0.795	6'h36	VREG1OUT x 0.955
6'h17	VREG1OUT x 0.800	6'h37	VREG1OUT x 0.960
6'h18	VREG1OUT x 0.805	6'h38	VREG1OUT x 0.965
6'h19	VREG1OUT x 0.810	6'h39	VREG1OUT x 0.970
6'h1A	VREG1OUT x 0.815	6'h3A	VREG1OUT x 0.975
6'h1B	VREG1OUT x 0.820	6'h3B	VREG1OUT x 0.980
6'h1C	VREG1OUT x 0.825	6'h3C	VREG1OUT x 0.985
6'h1D	VREG1OUT x 0.830	6'h3D	VREG1OUT x 0.990
6'h1E	VREG1OUT x 0.835	6'h3E	VREG1OUT x 0.995
6'h1F	VREG1OUT x 0.840	6'h3F	VREG1OUT x 1.000

Description

VDV[4:0] is used to set the VCOM alternating amplitude in the range of VREG10UT x 0.70 to VREG10UT x 1.32.

VDV[4:0]	VCOM amplitude	VDV[4:0]	VCOM amplitude
5'h00	VREG1OUT x 0.70	5'h10	VREG1OUT x 1.02
5'h01	VREG1OUT x 0.72	5'h11	VREG1OUT x 1.04
5'h02	VREG1OUT x 0.74	5'h12	VREG1OUT x 1.06
5'h03	VREG1OUT x 0.76	5'h13	VREG1OUT x 1.08
5'h04	VREG1OUT x 0.78	5'h14	VREG1OUT x 1.10
5'h05	VREG1OUT x 0.80	5'h15	VREG1OUT x 1.12

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 117 of 141 Version: 0.26





	5'h06	VREG	S1OUT x 0.82	5'h16	VREG10L	JT x 1.14
	5'h07	VREG	S1OUT x 0.84	5'h17	VREG10L	JT x 1.16
	5'h08	VREG	S1OUT x 0.86	5'h18	VREG10L	JT x 1.18
	5'h09	VREG	S1OUT x 0.88	5'h19	VREG10L	JT x 1.20
	5'h0A	VREG	G1OUT x 0.90	5'h1A	VREG10L	JT x 1.22
	5'h0B	VREG	S1OUT x 0.92	5'h1B	VREG10L	JT x 1.24
	5'h0C	VREG	S1OUT x 0.94	5'h1C	VREG10L	JT x 1.26
	5'h0D	VREG	G1OUT x 0.96	5'h1D	VREG10L	JT x 1.28
	5'h0E	VREG	S1OUT x 0.98	5'h1E	VREG10L	JT x 1.30
	5'h0F	VREG	G1OUT x 1.00	5'h1F	VREG10L	JT x 1.32
		Set VDV[4	4:0] to let VCOM	l amplitude	less than 6V.	
	SEI	LVCM =1	NV Memory selecte	d for VCM setti	ng	
	SEI	LVCM =1		d for VCM setti		
	SEI		Status		Availability	
Register	SEI	Normal M	Status Mode On, Idle Mode (Off, Sleep Out	Availability Yes	
· ·	SEI	Normal M	Status Mode On, Idle Mode (Mode On, Idle Mode (Mode On)	Off, Sleep Out On, Sleep Out	Availability Yes Yes	
· ·	SEI	Normal M Normal M Partial M	Status Mode On, Idle Mode Ondode On, Idle Mode Ondode Ondo	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes	_
· ·	SEI	Normal M Normal M Partial M	Status Mode On, Idle Mode (Mode On, Idle Mode (Mode On)	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes	_
Register Availability	SEI	Normal M Normal M Partial M	Status Mode On, Idle Mode Ondode On, Idle Mode Ondode Ondo	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes	
· ·		Normal M Normal M Partial M	Status Mode On, Idle Mode Ondode On, Idle Mode Ondode Ondo	Off, Sleep Out On, Sleep Out Off, Sleep Out	Availability Yes Yes Yes Yes Yes Yes	
· ·	Si	Normal M Normal M Partial M Partial M Sleep In	Status Mode On, Idle Mode On,	Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes)
· ·	Si	Normal M Normal M Partial M Partial M Sleep In	Status Mode On, Idle Mode On,	Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes)

Page 118 of 141 Version: 0.26





8.2.49. Power_Setting for Normal Mode (D2h)

D2H						Power_	Setting for	Normal Mo	de				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	1	0	D2
1 st Parameter	1	1	1	x	0	0	0	0	0	AP0[2]	AP0[1]	AP0[0]	xx
2 nd Parameter	1	1	1	x	0	DC10[2]	DC10[1]	DC10[0]	0	DC00[2]	DC00[1]	DC00[0]	xx

AP0[2:0]

APO bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP0[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC00[2:0], DC10[2:0]

DC00/DC10 are used to select the charge-pump frequency of circuit and circuit2.

Description

DC00[1:0]	Step-up circuit 1 clock frequency (fDCDC1)
2'h0	Fosc
2'h1	Fosc / 2
2'h2	Fosc / 4
2'h3	Fosc / 8
2'h4	Fosc / 16
2'h5	Fosc / 32
2'h6	Fosc / 64
2'h7	Halt step-up circuit 1

DC10[1:0]	Step-up circuit 2 clock frequency (fDCDC2)
2'h0	Fosc / 16
2'h1	Fosc / 32
2'h2	Fosc / 64
2'h3	Fosc / 128
2'h4	Fosc / 256
2'h5	Fosc / 512
2'h6	Setting inhibited
2'h7	Halt step-up circuit 2

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 119 of 141 Version: 0.26





Status Default Value
SW Reset No change
SW Reset No change
4 Date of all a Date of all = Date of all =
HW Reset AP0[2:0]=3'h0, DC10[2:0]=3'h7, DC00[2:0]=3'h7

Version: 0.26





8.2.50. Power_Setting for Partial Mode (D3h)

D3H	Power_Setting for Partial Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	1	1	D3
1 st Parameter	1	1	1	х	0	0	0	0	0	AP1[2]	AP1[1]	AP1[0]	xx
2 nd Parameter	1	1	1	x	0	DC11[2]	DC11[1]	DC11[0]	0	DC01[2]	DC01[1]	DC01[0]	xx

AP1[2:0]

AP1 bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP1=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP1[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC01[2:0], DC11[2:0]

DC01/DC11 are used to select the charge-pump frequency of circuit and circuit2.

D:	4!
Descri	ption

DC01[1:0]	Step-up circuit 1 clock frequency (fDCDC1)				
2'h0	Fosc				
2'h1	Fosc / 2				
2'h2	Fosc / 4				
2'h3	Fosc / 8				
2'h4	Fosc / 16				
2'h5	Fosc / 32				
2'h6	Fosc / 64				
2'h7	Halt step-up circuit 1				

DC11[1:0]	Step-up circuit 2 clock frequency (fDCDC2)				
2'h0	Fosc / 16				
2'h1	Fosc / 32				
2'h2	Fosc / 64				
2'h3	Fosc / 128				
2'h4	Fosc / 256				
2'h5	Fosc / 512				
2'h6	Setting inhibited				
2'h7	Halt step-up circuit 2				

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 121 of 141 Version: 0.26





Status	Default Value
Power On Seq	uence AP1[2:0]=3'h0, DC11[2:0]=3'h7, DC01[2:0]=3'h7
SW Reset	No change
HW Reset	AP1[2:0]=3'h0, DC11[2:0]=3'h7, DC01[2:0]=3'h7

Page 122 of 141 Version: 0.26





8.2.51. Power_Setting for Idle Mode (D4h)

D4H	Power_Setting for Idle Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	1	0	0	D4
1 st Parameter	1	1	1	х	0	0	0	0	0	AP2[2]	AP2[1]	AP2[0]	xx
2 nd Parameter	1	1	1	x	0	DC12[2]	DC12[1]	DC12[0]	0	DC02[2]	DC02[1]	DC02[0]	xx

AP2[2:0]

AP2 bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP2=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP2[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC02[2:0], DC12[2:0]

DC01/DC11 are used to select the charge-pump frequency of circuit and circuit2.

DC02[1:0]	Step-up circuit 1 clock frequency (fDCDC1)
2'h0	Fosc
2'h1	Fosc / 2
2'h2	Fosc / 4
2'h3	Fosc / 8
2'h4	Fosc / 16
2'h5	Fosc / 32
2'h6	Fosc / 64
2'h7	Halt step-up circuit 1

DC12[1:0]	Step-up circuit 2 clock frequency (fDCDC2)
2'h0	Fosc / 16
2'h1	Fosc / 32
2'h2	Fosc / 64
2'h3	Fosc / 128
2'h4	Fosc / 256
2'h5	Fosc / 512
2'h6	Setting inhibited
2'h7	Halt step-up circuit 2

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 123 of 141 Version: 0.26





	Status	Default Value
Default	Power On Sequence	AP2[2:0]=3'h0, DC12[2:0]=3'h7, DC02[2:0]=3'h7
Default	SW Reset	No change
	HW Reset	AP2[2:0]=3'h0, DC11[2:0]=3'h7, DC02[2:0]=3'h7

Version: 0.26





8.2.52. NV Memory Write (E0h)

E0H						<u> </u>	V Memo	ry Write						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	1	1	1	0	0	0	0	0	E0	
1 st Parameter	1	1	1	х	VM_D [7]	VM_D [6]	VM_D [5]	VM_D [4]	VM_D [3]	VM_D [2]	VM_D [1]	VM_D [0]	XX	
Description		This command is used to program the NV memory data. VM_D[7:0]: Use to write the data (including VCM and ID code) into the NV memory data.												
Restriction														
						St	tatus		Avail	ability				
				١	Normal Mo	ode On, Id	lle Mode O	ff, Sleep O	ut Y	t Yes				
Register				١	Normal Mo	ode On, Id	lle Mode O	n, Sleep O	ut Y	es				
Availability				_	Partial Mo	de On, Id	le Mode Of	f, Sleep O	ut Y	es				
				_	Partial Mo	de On, Id	le Mode Or	n, Sleep O	ut Y	es				
						Sle	eep In		Y	es				
											1			
					Statu	S		Default	Value					
Default				Pov	ver On Se	equence	VM_D[7:0)]=8'h00			1			
20.0011	SW Reset No change													
	SW Reset No change HW Reset VM D[7:0]=8'h00													

Page 125 of 141 Version: 0.26





8.2.53. NV Memory Control (E1h)

E1H						1	NV Men	nory Control					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
Command	0	1	↑	Х	1	1	1	0	0	0	0	1	E.
1 st Parameter	1	1	↑	х	0	0	ID_ PGM_E	VCM_ N PGM_EN	0	0	ID_SEL[1]	ID_SEL[0]	XX
	This co	mmand	I is used to	control th	e NV	memo	ory progra	amming.					
	ID_SEL	.[1:0]:	ID NV mem	ory selec	tion								
					ID_S	SEL[1:	:0]	ID OTP Sel	ectio	n			
						00		ID code 1 [15:8]					
		01 ID code 1 [7:0]											
	10 ID code 2 [15:8]												
						11		ID code 2 [7:0]					
			ID_PGM_E 0 0		0	M_EN	NV Me	NV Memory programming disabled VCM (VCOMH) NV Memory program				le	
			1		0		ID cod	le NV Memory pro	ogran	nming	enable		
			1		1	1 Setting Prohibited							
Restriction													
		Normal Mode On, Idle Mode Off, Sleep O					Status		A	/ailat	oility		
				Norm	al Mo	de On		de Off, Sleep Out		Yailak Yes			
egister							, Idle Mo	de Off, Sleep Out de On, Sleep Out			3		
•				Norm	al Mo	de On	ı, Idle Mo ı, Idle Mo			Yes	S		
Register wailability				Norm Partia	al Mo	de On de On de On	n, Idle Mo n, Idle Mo , Idle Mod , Idle Mod	de On, Sleep Out de Off, Sleep Out de On, Sleep Out		Yes	S		
•				Norm Partia	al Mo	de On de On de On	n, Idle Mo n, Idle Mo , Idle Mo	de On, Sleep Out de Off, Sleep Out de On, Sleep Out		Yes Yes	6 6 8		
•			Statu	Norm Partia Partia	al Mo	de On de On de On	n, Idle Mo n, Idle Mo , Idle Mod , Idle Mod	de On, Sleep Out de Off, Sleep Out de On, Sleep Out		Yes Yes Yes	6 6 8		
-		F	Statu Power On S	Norm Partia Partia	al Mo	de On de On	n, Idle Mo n, Idle Mo , Idle Mod , Idle Mod Sleep In	de On, Sleep Out de Off, Sleep Out de On, Sleep Out	/alue	Yes Yes Yes Yes	S	0	

ID_PGM_EN=1'h0; VCM_PGM_EN=1'h0; ID_SEL[1:0]=2'h0

No change

SW Reset

HW Reset

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 126 of 141 Version: 0.26





8.2.54. NV Memory Status Read (E2h)

E2H		NV Memory Status Read												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	1	1	1	0	0	0	1	0	E2	
1 st Parameter	1	1	1	х	х	х	х	х	Х	х	х	х	Х	
2 nd Parameter	1	1	1	х	0	0	0	0	0	0	PGM_ CNT1	PGM_ CNT0	xx	
3 rd Parameter	1	1	1	x	0	0	NV_ VCM[5]	NV_ VCM[4]	NV_ VCM[3]	NV_ VCM[2]	NV_ VCM[1]	NV_ VCM[0]	xx	
	PGM_0	CNT[1:0)]: NV m	emory pro	ogrammed	d record.	The bit will i	increase "+	1" automa	tically whe	n writing th	e NV_VCN	/I [5:0].	
					PGM_CI	NT[1:0]		Desci	iption					
	00 NV Memory clean													
						1	NV M	1 time						
5					10	times								
Description		These bits are read only.												
	- -													
	NV_VC	CM [5:0]	: NV me	mory VC	M data rea	ad value.	These bits	are read o	nly.					
				•					·					
Restriction														
						S	tatus		Avail	ability				
				1	Normal Mo	ode On, Id	lle Mode O	ff, Sleep C	ut Y	es				
Register				1	Normal Mo	ode On, Id	lle Mode O	n, Sleep C	ut Y	es				
Availability					Partial Mo	de On, Id	le Mode O	ff, Sleep O	ut Y	es				
					Partial Mo	de On, Id	le Mode O	n, Sleep O	ut Y	es				
						SI	eep In		Y	es				

Page 127 of 141 Version: 0.26





8.2.55. NV Memory Protection (E3h)

E3H					NV	/ Memo	ry Prot	ection					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1		1	1	1	0	0	0	1	1	E3
1 st Parameter	1	1	↑		KEY [15]	KEY [14]	KEY [13]	KEY [12]	KEY [11]	KEY [10]	KEY [9]	KEY [8]	xx
2 nd Parameter	1	1	↑		KEY [7]	KEY [6]	KEY [5]	KEY [4]	KEY [3]	KEY [2]	KEY [1]	KEY [0]	xx
Description	KEY[15:0]: NV memory programming protection key. When writing OTP data C8h, this register must be set as 0xAA55 to enable OTP programming. If C8h register is not written with 0xAA55, NV Memory programming will fail.												
Restriction													
	Status Availability												
					Mode On				Yes				
Register					Mode On				Yes				
Availability					Mode On,				Yes				
				Partial	Partial Mode On, Idle Mode On, Sleep Out Yes								
						Sleep In			Yes				
			ſ	Sta	tus		D	efault Va	lue				
Defect				Power On	Sequence	e KEY[15:0]=16'	h0000					
Default				SW Reset		No ch	nange						
				HW Reset		KEY[15:0]=16'	h0000					

9. Display Data RAM


9.1. Configuration

The display data RAM stores display dots and consists of 2,764,800bits ($320 \times 18 \times 480$ bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the frame memory.

Page 128 of 141 Version: 0.26





Page 129 of 141 Version: 0.26








9.2. Memory to Display Address Mapping

In this mode, content of the frame memory within an area where column pointer is 0000h to 013Fh and page pointer 0000h to 01DFh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0).



Page 130 of 141 Version: 0.26







9.3. Vertical Scroll Mode

There is a vertical scrolling mode, which is described by the commands "set_scroll_area"(33h) and "set_scroll_start"(37h).

(1) Normal Display On or Partial Mode On, Vertical Scroll Off






(2) Vertical Scroll Mode

"set_scroll_area(33h)"and "set_scroll_start(37h)" setting define the scroll area.


Example1: TFA=2, VSA=478, BFA=0 (set_address_mode(36h) B4=0), VSP=3




Example2: TFA=2,VSA=476,BFA=2 (set_address_mode(36h) B4=0), VSP=3

Page 131 of 141 Version: 0.26





Example3: TFA=2,VSA=476,BFA=2 (set_address_mode(36h) B4=0), VSP=5



Page 132 of 141 Version: 0.26






10. Tearing Effect Output

The tearing effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the set_tear_off (34h) and set_tear_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set_tear_on (35h) and set_tear_scanline(44h) commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1 (set_tear_on, TELOM=0), the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2 (set_tear_on, TELOM=1), the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 480 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.


Page 133 of 141 Version: 0.26





10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
t_{vdl}	Vertical timing low duration	TBD		ms	
t_{vdh}	Vertical timing high duration	TBD		us	
t _{hdl}	Horizontal timing low duration	TBD		us	
t _{hdh}	Horizontal timing high duration	TBD		us	

Notes:

- 1. The timings in Table 8.3.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:


The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the set_tear_off(34h), set_tear_on(35h) commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

TEON (35h)	TELOM (35h, 1 st bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)

Page 134 of 141 Version: 0.26



11.NV Memory Programming Flow



Page 135 of 141 Version: 0.26





12. Gamma Correction

ILI9481 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make ILI9481 available with liquid crystal panels of various characteristics.




Figure 1 Grayscale Voltage Adjustment

Page 136 of 141 Version: 0.26





13. Electrical Characteristics

13.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9481 is used out of the absolute maximum ratings, the ILI9481 may be permanently damaged. To use the ILI9481 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9481 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value	Note
Power supply voltage	IOVCC	V	-0.3 ~ + 4.6	1,
Power supply voltage	VCI - GND	V	-0.3 ~ + 4.6	2
Power supply voltage	DDVDH - GND	V	-0.3 ~ + 6.5	3
Power supply voltage	GND -VCL	V	-0.3 ~ + 4.6	4
Power supply voltage	DDVDH - VCL	V	-0.3 ~ + 9.0	
Power supply voltage	VGH - GND	V	-0.3 ~ + 18.5	
Power supply voltage	GND - VGL	V	-0.3 ~ + 18.5	
Power supply voltage	VGH - VGL	V	-0.3 ~ + 32	
Input voltage	Vt	V	-0.3 ~ IOVCC+ 0.3	
Operating temperature	Topr	°C	-40 ~ + 85	8, 9
Storage temperature	Tstg	°C	-55 ~ + 110	8, 9

Notes:

- 1. Make sure IOVCC ≥ GND
- 2. Make sure VCI ≥ AGND.
- 3. Make sure DDVDH ≥ VCL and DDVDH ≥ VCI
- 4. Make sure AGND ≥ VGL.

13.2. DC Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Analog Power Supply Voltage	VCI	Analog Operation Voltage	2.5	2.8	3.3	V
I/O pin Power Supply Voltage	IOVCC	I/O pin Operation Voltage	1.65	2.8	3.3	V
Logic High level input voltage	V_{IH}	IOVCC = 1.65V ~ 3.3V	0.7*IOVCC	ı	IOVCC	V
Logic Low level input voltage	V_{IL}	IOVCC = 1.65V ~ 3.3V	0.0	ı	0.3*IOVCC	V
Logic High level Output voltage	V_{IH}	lout = -1 mA	0.8*IOVCC	-	IOVCC	V
Logic Low level Output voltage	V_{IL}	lout = +1 mA	0.0	ı	0.2*IOVCC	V
Logic High level input current	I _{IHD}	D[17:0]			10	uA
Logic Low level input current	I _{ILD}	D[17:0]	-10			uA


Page 137 of 141 Version: 0.26





13.3. AC Characteristics

13.3.1. DBI Type B (18/16/9/8 bit) Interface Timing Characteristics



Signal	Symbo I	Parameter	min	max	Unit	Description
D/CX	tast	Address setup time	10	-	ns	
	taht	Address hold time (Write/Read)	10	-	ns	
	tcs	Chip Select setup time (Write)	20	-	ns	
CSX	trcs	Chip Select setup time (Read)	20	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	20	-	ns	
WRX	twc	Write cycle	100	-	ns	
	twrh	Write Control pulse H duration	30	-	ns	
	twrl	Write Control pulse L duration	20	-	ns	
RDX	trc	Read cycle	450	-	ns	
	trdh	Read Control pulse H duration	250	-	ns	
	trdl	Read Control pulse L duration	170	-	ns	
DB[17:0], DB[15:0], DB[8:0],	twds	Write data setup time	15	-	ns	
	twdh	Write data hold time	25	-	ns	For maximum CL=30pF
	tracc	Read access time	10	340	ns	For minimum CL=8pF
DB[7:0]	trod	Read output disable time	10	-	ns	

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, GND=0V

Page 138 of 141 Version: 0.26



ILI9481

13.3.2. DBI Type C Interface Timing Characteristics




Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	t _{css}	Chip select setup time (Write)	40	-	ns	
	t _{csh}	Chip select hold time (Write)	40	-	ns	
D/CX	t _{as}	Address setup time	10		ns	
	t _{ah}	Address hold time (Write/Read)	10		ns	
WRX/SCL (Write)	t _{wc}	Write cycle	100		ns	
	t _{wrh}	SCL High duration (write)	40		ns	
	t _{wrl}	SCL Low duration (write)	40		ns	
WRX/SCL (Read)	t _{rc}	Read cycle	300		ns	
	t _{rdh}	SCL High duration (read)	120		ns	
	t _{rdl}	SCL Low duration (read)	120		ns	
DIN/SDA (Driver IC)	t _{ds}	Data setup time	30		ns	
	t _{dh}	Data hold time	30		ns	
DOUT (Driver IC)	t _{acc}	Access time	-	110	ns	
	t _{od}	Output disable time	10		ns	

Page 139 of 141 Version: 0.26





13.3.3. DPI Interface Timing Characteristics



Parameter	Symbol	Condition	Min.	Max.	Unit
Vsync Setup Time	t _{vss}		15	-	ns
Vsync Hold Time	t_{vsh}		15	-	ns
Hsync Setup Time	t _{hss}		15	-	ns
Hsync Hold Time	t _{hsh}		15	-	ns
Pixel Clock Duty Cycle	t _{pclkcyc}		33	67	%
Pixel Clock Low Duration	t _{pclkl}		15	-	ns
Pixel Clock High Duration	t _{pclkh}		15	-	ns
Data Setup Time	t _{ds}		15	-	ns
Data Hold Time	t_{dh}		15	-	ns

Version: 0.26





14. Revision History

Version No.	Date	Page	Description
0.00	2007/1/8		New Formal Create
0.25	2008/2/22	13	Modify Pin141~143 : VGREG1OUT
		138	Modify tast = 10, trcs = 20, twc = 100, twrh=30, twrl = 20
0.26	2008/3/11	115	Modify VC Table
		116	Modify VCIRE Table

Page 141 of 141 Version: 0.26