

H C VI N CÔNG NGH B U CHÍNH VI N THÔNG



BÀI GI NG MÔN

K THU T VIX LÝ

Gi ng viên: TS. V H u Ti n

i n tho i/E-mail: 0932357079 / tienvh@ptit.edu.vn

H c k /N m biên so n: K 1/2014

K THU TVIX LÝ

N I DUNG

- Ch ng 1 T ng quan v h vi x lý
- Ch ng 2 B vi x lý ARM
- Ch ng 3 L p trình h p ng cho vi x lý ARM
- Ch ng 4 Vi i u khi n 8051
- Ch ng 5 B m/ nh th i và UART trong 8051
- Ch ng 6 L p trình ng t trong 8051

2



N I DUNG


- 1. Gi i thi u v l p trình Assembly
- 2. T pl nh c a ARM
 - 1. L nh x lý d li u (data processing)
 - 2. D ch chuy n d li u (data movement)
 - 3. i u khi n ch ng trình (flow control)
 - 4. Ng t

3

CH NG 3-L PTRÌNH H PNG ARM

C u trúc chung c a m t ch ng trình h p ng:

```
AREA Example, CODE, READONLY
                                        ; name this block of code
      ENTRY
                                        ; mark first instruction
                                        ; to execute
start
      VOM
             r0, #15
                                        ; Set up parameters
      VOM
             r1, #20
             firstfunc
                                        ; Call subroutine
      SWI
             0x11
                                        ; terminate
firstfunc
                                        ; Subroutine firstfunc
             r0, r0, r1
      ADD
                                        ; r0 = r0 + r1
      VOM
                                        ; Return from subroutine
             pc, lr
                                        ; with result in r0
                                        ; mark end of file
      END
                           operands
  label
                                                  comment
               opcode
```



N I DUNG

- 1. Gi i thi u v 1 p trình Assembly
- 2. T pl nh c a ARM
 - 1. L nh x lý d li u (data processing)
 - 2. Di chuy n d li u (data transfer)
 - 3. i u khi n ch ng trình (flow control)

6



- c imcatpl nh ARM:
 - Ki n trúc Load Store
 - L nh 3 a ch
 - T t c u là cách l nh có i u ki n
 - Có kh n ng load/store nhi u thanh ghi ng th i
 - Kh i d ch và kh i ALU có th ho t ng song song, do
 ó phép tính d ch và các phép tính tính toán có th
 c th c hi n ng th i.



CH NG 3-L PTRÌNH H PNG ARM

- Lnhx lýd li u:
 - L nh x lý d li u bao g m l nh di chuy n d li u gi a các thanh ghi (move), l nh s h c (arithmetic), l nh logic (logical), l nh so sánh (comparison) và l nh nhân (multiply).
 - H u h t các l nh x lý d li u có th dùng b d ch (barrel shifter) x lý m t trong nh ng toán h ng c a l nh



- L nh x lý d li u
 - Arithmetic: ADD ADC SUB SBC RSB RSC
 - Logical: AND ORR EOR BIC
 - Comparisons: CMP CMN TST TEQ
 - Data movement: MOV MVN
- L u ý: các l nh ch th c hi n trên thanh ghi, KHÔNG th c hi n trên b nh.
- Cú pháp:

<Operation>{<cond>}{S} Rd, Rn, Operand2

- L nh so sánh tác ng n c và thanh ghi Rd không b tác ng
- L nh di chuy n d li u không tác ng n thanh ghi Rn
- Toán h ng th 2 c a n ALU thông qua b d ch chuy n



CH NG 3-L PTRÌNH H PNG ARM

■ Di chuy n d li u gi a các thanh ghi MOV<cond><S> Rd, Rn, <operands>

MOVCS R0, R1; N u c nh C = 1 thì R0 := R1

MOVS R0, #0 ; R0 = 0

; Z = 1, N = 0

; C, V không b tác ng



- Di chuy n d li u gi a các thanh ghi:
 - L u ý: H u h t các l nh trong ARM có tr ng i u ki n. Khi th a mãn i u ki n ó thì l nh m i c th c hi n.

 $MOVCS\ R0,\ R1$; $R0=R1\ ch\ khi\ C=1.$ $MOVCC\ R0,\ R1$; $R0=R1\ ch\ khi\ C=0.$

Mnemonic	Condition	Mnemonic	Condition
CS	Carry Set	cc	Carry Clear
EQ	Equal (Zero Set)	NE	Not Equal (Zero Clear
VS	Overflow Set	VC	Overflow Clear
GT	Greater Than	LT	Less Than
GE	Greater Than or E qual	LE	Less Than or Equal
PL	Plus (Positive)	MI	Minus (Negative)
HI	Higher Than	LO	Lower Than (aka CC)
HS	Higher or Same (aka CS)	LS	Lower or Same




CH NG 3-L PTRÌNH H PNG ARM

- Di chuy n d li u gi a các thanh ghi:
 - G m có hai l nh:
 - *MOV R0, R2*
- R0 = R2
- MVN R0, R2
- ; move negative, R0 = R2
- *Ví d*:

$$Tr$$
 c : $r5 = 5$
 $r7 = 8$
 $MOV r7, r5$

Sau: r5 = 5r7 = 5

- Các ch a ch:
 - Ch a ch thanh ghi:
 - ADD R0, R1, R2 ; Các toán h ng là các thanh ghi
 - Ch a ch t c th i:
 - ADD R3, R3, #1 ; R3 = R3 + 1
 - ADD R8, R7, #0xff ; R8 = R7[7:0]
- Du# cs d ng bi u di n toán h ng t c th i
- Toán h ng có ký hi u 0x ng tr c: bi u di n s hexa



■ D ch trái:

C --- register --- 0

• MOV R0, R2, LSL #2 ; R0 = R2 << 2

; R2 không i

Ví d: 0...0 0011 0000

Tr c: R2 = 0x00000030Sau: R0 = 0x000000C0

R2 = 0x00000030

CH NG 3-L PTRÌNH H PNG ARM

■ D ch ph i:



• MOV R0, R2, LSR #2 ; R0 = R2 << 2

; R2 không i

 $Vi\ d\ : \qquad 0...0\ 0011\ 0000$

Tr c: R2 = 0x00000030Sau: R0 = 0x0000000C

R2 = 0x00000030

■ D ch ph is h c:



• MOV R0, R2, ASR #2 ; R0 = R2 >> 2

; R2 không i

Ví d: 1010 0...0 0011 0000

Tr c: R2 = 0xA0000030Sau: R0 = 0xE800000C

R2 = 0xA0000030

CH NG 3-L PTRÌNH H PNG ARM

■ Quay ph i m r ng:




• MOV R0, R2, RRX; R0 = R2 sau khi quay

; R2 không i

Ví d: 0...0 0011 0001

Tr c: R2 = 0x00000031 ; C = 1Sau: R0 = 0x80000018 ; C = 1

R2 = 0x00000031



■ Các 1 nh s h c: C ng và tr instruction < cond> < S> Rd, Rn, N

ADC	add two 32-bit values and carry	Rd = Rn + N + carry
ADD	add two 32-bit values	Rd = Rn + N
RSB	reverse subtract of two 32-bit values	Rd = N - Rn
RSC	reverse subtract with carry of two 32-bit values	Rd = N - Rn - !(carry flag)
SBC	subtract with carry of two 32-bit values	Rd = Rn - N - !(carry flag)
SUB	subtract two 32-bit values	Rd = Rn - N

■ Các l nh s h c: C ng và tr

Ví d 1:

R0 = 0x00000000

R1 = 0x00000002

R2 = 0x00000001

SUB R0, R1, R2

Ví d 2:

R0 = 0x00000000

R1 = 0x00000077

RSB R0, R1, #0

۲

CH NG 3-L PTRÌNH H PNG ARM

■ Các l nh s h c: C ng và tr

Ví d 3:

R1 = 0x00000001

SUBS R1, R1, #1

CPRS = ?

Ví d 4:

R0 = 0x00000000

R1 = 0x00000005

ADD R0, R1, R1, LSL #1

	Fill in th	Cise 2 ne shaded are n counter PC	as.	2827 Z C V		tus Registe unused liate cons	8 7 IF	6 5 4 C
II	Address (H)		Comments	After instruct	ion is r	un		
♥	PC			PC (Hex)	c*	R0(Hex)	R1(Hex)	R2 (Hex)
		All registers R0-R2	are rest to 0 here		0	0	0	
	0000 1000	Mov r1,#15	;r1=15	0000 1004	0	0000 0000	0000 000f	ffff ffff
		Mov r2,#0xffffffff	;r2=#0xfffffff ;i.e. r2= -1					
		ADDs r0,r1,r2	;r0=r1+r2					
		ADCs r0,r1,r2	;r0=r1+r2+C					
		SUBs r0,r1,r2	;r0=r1-r2					
		SBCs r0,r1,r2	;r0=r1-r2+C-1					
			•	•				

L nh logic

instruction<cond><S> Rd, Rn, N

AND	logical bitwise AND of two 32-bit values	Rd = Rn & N
ORR	logical bitwise OR of two 32-bit values	$Rd = Ru \mid N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn^N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \otimes \sim N$



■ L nh logic

AND R0, R1, R2 ; R0 = R1 and R2
 ORR R0, R1, R2 ; R0 = R1 or R2

EOR R0, R1, R2 ; R0 = R1 xor R2
 BIC R0, R1, R2 ; R0 = R1 and (~R2)

L nh BIC là l nh xóa bit: Các bit trong R1 s b xóa b i các bit ánh d u trong R2

R1 = 0x111111111 R2 = 0x01100101

BIC R0, R1, R2 R0 = 0x10011010

_		_
$\perp \sim$	$rrac{1}{2}$	יה ע

Exercise 3

Current Program Status Register (CPSR)

| ST | DE | PROGRAM | PR

Fill in the shaded areas.

Program counter PC =R15, #value = intermediate constant value

Address (H)		Comments	After instruction	n is run		
PC			R0(Hex)	R1(Hex)	R2(Hex)	NZ
	At the beginning		0000 0000H	0000 0055H	0000 0061H	00
0000 7000	ANDs r0,r1,r2	;r0=r1 and r2 (bit by bit)				
	ORRs r0,r1,r2	;r0=r1 or r2				
	EORs r0,r1,r2	;r0=r1 xor r2				
	BICs r0,r1,r2	;r0=r1 and (not r2)				

IF T mode

R1=55H=0101 0101 B R2=61H=0110 0001 B 9EH=1001 1110 B



■ L nh so sánh

- Các l nh so sánh không t o ra k t qu nh ng nó tác ng n các bit c (N, Z, C, V) trong thanh ghi CPSR.
- Cú pháp: instruction<cond> Rn, N

CMN	compare negated	flags set as a result of $Rn + N$
CMP	compare	flags set as a result of $Rn - N$
TEQ	test for equality of two 32-bit values	flags set as a result of Rn ^ N
TST	test bits of a 32-bit value	flags set as a result of Rn & N

۲

CH NG 3-L PTRÌNH H PNG ARM

- L nh so sánh
 - CMP R1, R2 ; Thi tl p c d a trên k t qu R1 R2
 - CMN R1, R2 ; Thi t1 pc d a trên k t qu R1 + R2
 - TST R1, R2 ; bit test: Thi t1 p c d a trên kq R1 and R2
 - TEQ R1, R2; test equal: Thi t1 pc d a trên kq R1 xor R2

۲

CH NG 3-L PTRÌNH H PNG ARM

■ L nh so sánh

CMP r1, r2 ; set cc on r1 - r2 (compare)



- Same as SUB (subtract) except result of subtraction is not stored.
- Only the condition code bits (cc) {N,Z,C,V} in CPSR are changed

•N = 1 if MSB of (r1 - r2) is '1' (MSB of result is sign bit, 1 = negative)

- •Z=1 when the result is zero
- ${}^{\bullet}\text{C=1}$ when the result of an addition is greater than or equal to 2^{32} , if the result of a subtraction is positive.
- •V=1 (when result of add, subtract, or compare is >= 2^{31} , or < -2^{31} .). I.e.
 - •if two -ve numbers are added, the result is +ve (underflow).
 - •if two +ve numbers are added, the result is -ve (overflow).
 - (0x7FFFFFFF+1=0x80000000)

CH NG 3-L PTRÌNH H PNG ARM

L nh so sánh

$$R1 = a, R2 = b$$

R1=a

R1=b

else



Exercise 6

Fill in the shaded areas.

TST updates the N and Z flags according to the result, It does not affect the C or V flags.

Address (H)		Comments	After instruction is run		
PC			NZCV (binary)	R1 (Hex)	R2 (Hex)
	All registers F	R0-R2=0 and NZCV:	=0000, here		
0000 1000	Mov r1,#15	;r1=15 decimal			
	Mov r2,#0x240	;r2=0xF0 (0xf is 240 in decimal)			
	TST r1,r2	; set cc on r1 AND r2 (logical AND operation test bits)			
	TEQ r1,r2	; set cc on r1 xor r2 (test equivalent)			
	Convert h	' '	<u> </u> :http://easycalcula	tion.com/hex	L c-converter.ph

CH NG 3-L PTRÌNH H PNG ARM

■ L nh nhân

MLA<cond><S> Rd, Rm, Rs, Rn MUL<cond><S> Rd, Rm, Rs

MLA	multiply and accumulate	$Rd = (Rm^*Rs) + Rn$
MUL	multiply	$Rd = Rm^*Rs$

- T t c các toán h ng ph i là thanh ghi
- Thanh ghi Rm, Rs ph i là hai thanh ghi khác nhau



■ L nh nhân 64 bit instruction<cond><S> RdLo, RdHi, Rm, Rs

SMLAL	signed multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
SMULL	signed multiply long	[RdHi, RdLo] = Rm*Rs
UMLAL	unsigned multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
UMULL	unsigned multiply long	[RdHi, RdLo] = Rm*Rs

 $r0 = 0x000000000 \ r1 = 0x000000000$

r2 = 0xf0000002 r3 = 0x00000002

EMULL r0,r1,r2,r3

r0 = 0xe0000004 r1 = 0x00000001



CH NG 3-L PTRÌNH H PNG ARM

■ L nh nhân 64 bit instruction<cond><S> RdLo, RdHi, Rm, Rs

SMLAL	signed multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
SMULL	signed multiply long	[RdHi, RdLo] = Rm*Rs
UMLAL	unsigned multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Ri)
UMULL	unsigned multiply long	[RdHi, RdLo] = Rm*Rs

 $r0 = 0x00000000 \ \ r1 = 0x00000000$

r2 = 0xf0000002 r3 = 0x000000002

EMULL r0,r1,r2,r3

r0 = 0xe0000004 r1 = 0x00000001



N I DUNG

- 1. Gi i thi u v l p trình Assembly
- 2. T pl nh c a ARM
 - 1. L nh x lý d li u (data processing)
 - 2. i u khi n ch ng trình (flow control)
 - 3. Di chuy n d li u (data transfer)
 - 4. Ng t

35

CH NG 3-L PTRÌNH H PNG ARM

- L nh r nhánh
 - L nh r nhánh không i u ki n
 - B label

. . . .

label:

• L nh r nhánh có i u ki n

MOV R0, #0

loop: ADD R0, R0, #1

CMP R0, #10

BNE loop



- L nh r nhánh
 - L nh r nhánh không i u ki n

B label

. . . .

label:

• L nh r nhánh có i u ki n

MOV R0, #0

loop: ADD R0, R0, #1

CMP R0, #10

BNE loop



CH NG 3-L PTRÌNH H PNG ARM

L nh r nhánh

Branch	Interpretation	Normal uses
B BAL	Unconditional	Always take this branch
	Always	Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minns	Result minus or negative
BCC	Carry clear	Arithmetic operation did not give carry-out
BLO	Lower	Unsigned comparison gave lower
BCS	Carry set Higher	Arithmetic operation gave carry-out
BHS	or same	Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
вні	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same

M

CH NG 3-L PTRÌNH H PNG ARM

■ L nh r nhánh

```
CMP R0, #5

BEQ bypass @ if (R0!=5) {

ADD R1, R1, R0 @ R1=R1+R0-R2

SUB R1, R1, R2 @ }

bypass: ...

CMP R0, #5 smaller and faster

ADDNE R1, R1, R0

SUBNE R1, R1, R2
```

Rule of thumb: if the conditional sequence is three instructions or less, it is better to use conditional execution than a branch.

1

CH NG 3-L PTRÌNH H PNG ARM

■ L nh r nhánh

```
if ((R0==R1) && (R2==R3)) R4++

CMP R0, R1
BNE skip
CMP R2, R3
BNE skip
ADD R4, R4, #1

skip:

CMP R0, R1
CMP Q R2, R3
ADDEQ R4, R4, #1
```



- L nh g i hàm
 - L nh BL copy a ch quay tr v ch ng trình chính vào thanh ghi R14 (lr)

BL subfunc ; g i hàm subfunc CMP R1, #5 ; v trí quay tr 1 i

.

Subfunc: ; hàm con

.

MOV PC, LR ; quay 1 i ch ng trình chính



CH NG 3-L PTRÌNH H PNG ARM

N I DUNG

- 1. Gi i thi u v l p trình Assembly
- 2. T pl nh c a ARM
 - 1. L nh x lý d li u (data processing)
 - 2. i u khi n ch ng trình (flow control)
 - 3. Di chuy n d li u (data transfer)
 - 4. Ng t

42



- L nh di chuy n d li u
 - Di chuy n d li u gi a các thanh ghi và b nh
 - Có 3 d ng chính:
 - Load/store m t thanh ghi
 - Load/store nhi u thanh ghi
 - Hoán chuy n d li u gi a ô nh và thanh ghi



CH NG 3-L PTRÌNH H PNG ARM

- Load/Store m t thanh ghi
 - Cú pháp:
 - $extbf{-} < LDR | STR > {cond} {B}, address$
 - LDR{cond}SB|H|SH Rd, address
 - STR{cond}H|Rd, address
 - dài d li u có th là 1 byte, m t t 32 bit, m t n a t 16 bit.

```
LDR r0, [r1] ; r0 := mem<sub>32</sub>[r1]
STR r0, [r1] ; mem<sub>32</sub>[r1] := r0
```




■ Load/Store m t thanh ghi

LDR	Load a word into register	Rd ←mem32[address]
STR	Store a word in register into memory	Mem32[address] ←Rd
LDRB	Load a byte into register	Rd ←mem8[address]
STRB	Store a byte in register into memory	Mem8[address] ←Rd
LDRH	Load a half-word into register	Rd ←mem16[address]
STRH	Store a half-word in register into memory	Mem16[address] ←Rd
LDRSB	Load a signed byte into register	Rd ←signExtend(mem8[address])
LDRSH	Load a signed half-word into register	Rd ←signExtend(mem16[address])


CH NG 3-L PTRÌNH H PNG ARM

- Load/Store m t thanh ghi
 - Ch a ch Pre-indexed
 - a ch bao g m a ch c s (l u trong thanh ghi) và các a ch o n (offset)
 - \blacksquare M c ích: cho phép truy c p t i các v ô nh trong m t vùng nh .

LDR R0, [R1, #4] ; R0 = mem[R1+4]; R1 không i




CH NG 3-L PTRÌNH H PNG ARM Load/Store m t thanh ghi Ch a ch Auto-indexing (Preindex with writeback) LDR R0, [R1,#4]; R0 = mem[R1+4]; R1 = R1 + 4



- Load/Store m t thanh ghi
 - Ch a ch Post-indexed
 - Không s d ng d u ch m than (!)

```
LDR R0, R1, #4 ; R0 = mem[R1]
; R1 = R1 + 4
```



CH NG 3-L PTRÌNH H PNG ARM

- Load/Store nhi u thanh ghi
 - Cho phép m t l ng l n d li u c trao i ng th i

```
LDMIA r1, {r0, r2, r5} ; r0 := mem_{32}[r1]
; r2 := mem_{32}[r1 + 4]
; r5 := mem_{32}[r1 + 8]
```

The base register r1 should be word-aligned

H

CH NG 3-L PTRÌNH H PNG ARM

- Load/Store nhi u thanh ghi
 - Cho phép m t l ng l n d li u c trao i ng th i

LDM	Load multiple registers
sтм	Store multiple registers

Addressing mode	Description	Starting address	End address	Rn!
IA	Increment After	Rn	Rn+4*N-4	Rn+4*N
IB	Increment Before	Rn+4	Rn+4*N	Rn+4*N
DA	Decrement After	Rn-4*Rn+4	Rn	Rn-4*N
DB	Decrement Before	Rn-4*N	Rn-4	Rn-4*N

Addressing mode for multiple register load and store instructions

CH NG 3-L PTRÌNH H PNG ARM

- Load/Store nhi u thanh ghi
 - Cho phép m t l ng l n d li u c trao i ng th i

LDM	Load multiple registers
sтм	Store multiple registers

Addressing mode	Description	Starting address	End address	Rn!
IA	Increment After	Rn	Rn+4*N-4	Rn+4*N
IB	Increment Before	Rn+4	Rn+4*N	Rn+4*N
DA	Decrement After	Rn-4*Rn+4	Rn	Rn-4*N
DB	Decrement Before	Rn-4*N	Rn-4	Rn-4*N

Addressing mode for multiple register load and store instructions



■ Hoán chuy n d li u gi a ô nh và thanh ghi

SWP{B} Rd, Rm, [Rn]		
SWP	WORD exchange	tmp = mem32[Rn] mem32[Rn] = Rm Rd = tmp
SWPB	Byte exchange	tmp = mem8[Rn] mem8[Rn] = Rm Rd = tmp



CH NG 3-L PTRÌNH H PNG ARM

N I DUNG

- 1. Gi i thi u v l p trình Assembly
- 2. T pl nh c a ARM
 - 1. L nh x lý d li u (data processing)
 - 2. i u khi n ch ng trình (flow control)
 - 3. Di chuy n d li u (data transfer)
 - 4. Ng t

54



- Ng t m m:
 - Ng t m m (software interrupt) t o ra m t bi t l cho phép ng d ng g i m t s tác v c a h i u hành
 - Cú pháp: SWI{cond} SWI_number

