

Convolutional Coding

Related terms:

[Channel Coding](#), [Constraint Length](#), [Convolutional Code](#), [Shift Register](#), [Subframes](#)

[View all Topics](#)

Introduction to information theory and coding

Alan Bensky, in [Short-range Wireless Communication\(Third Edition\)](#), 2019

9.4.3 Convolutional coding

Convolutional coding is a widely used coding method which is not based on blocks of bits but rather the output code bits are determined by logic operations on the present bit in a stream and a small number of previous bits. In the encoder, data bits are input to a shift register of length K , called the constraint length. As each bit enters at the left of the register, the previous bits are shifted to the right while the oldest bit in the register is removed. Two or more binary summing operations, let's say r , create code bits which are output during one data flow period. Therefore, the code bit rate is $1/r$ times the data rate and the encoder is called a rate $1/r$ **convolutional encoder** of constraint length K . Also needed to completely define the encoder are the connections from stages in the shift register to the r summing blocks. These are generator vectors each of which may be simply expressed as a row of K **binary digits**. The r **binary adders** create even **parity bits** at their outputs; that is, connections to an odd number of logic "ones" result in an output of "one," otherwise the output is "zero."

Fig. 9.7 shows an example with $K = 3$, $r = 2$, and the generator vectors are chosen as $[1 \ 1 \ 1]$ and $[1 \ 0 \ 1]$. Discrete sampling times are labeled n . The data stream enters on the left and the present bit at time n , the most recent bit $n - 1$ and the next earliest bit at $n - 2$ occupy the shift register. Two parity bits are switched out in the interval between n and $n - 1$ from the upper adder and then the lower one. When the next data bit arrives, the shift register moves its contents to the right. The $K - 1$ earlier bits, in

this case two, determine the state of the encoder. They are shown in gray in Fig. 9.7. There are 2^{K-1} states. For each encoder state there are two possibilities of output code bits, depending on whether the input bit is “zero” or “one.” The progression of states in time, then, are a function of the data stream. Fig. 9.8 is a *state diagram* of our example. Each state is shown inside a circle and the change from one state to another is shown by an arrow, identified by the input bit, slash, output code bits. You can see that encoding can be done by relatively simple hardware.

this case two, determine the state of the encoder. They are shown in gray in Fig. 9.7. There are $2K-1$ states. For each encoder state there are two possibilities of output code bits, depending on whether the input bit is “zero” or “one.” The progression of states in time, then, are a function of the data stream. Fig. 9.8 is a *state diagram* of our example. Each state is shown inside a circle and the change from one state to another is shown by an arrow, identified by the input bit, slash, output code bits. You can see that encoding can be done by relatively simple hardware.




Fig. 9.7. Convolutional encoder.





Fig. 9.8. Convolutional encoder state diagram.

The decoder estimates the data stream on the basis of the received code bit sequence and knowledge of the encoder state (Fig. 9.8). The progression of states in time for a data stream can be described by a *trellis diagram*, like Fig. 9.9 which is an example. We use this diagram to describe the decoding process.






Fig. 9.9. Convolutional decoder trellis diagram.

Convolutional coding is based on the fact that every possible transmitted message must traverse through a definite progression of states, and to produce, of r -tuple code words, in our case with $r=2$, bit pairs. Noise or interference in the communication channel may cause some bits to be in error. The trellis diagram shows all possible transmitted messages. The number of code bits in the received stream (message) that differ from any one of the messages in the trellis is called the **Hamming distance**. The task of the decoder is to find the sequence of code bits in the trellis that has the lowest Hamming distance. This sequence gives the estimated transmitted message.

Fig. 9.9 shows a data stream and the transmitted and received codes in the two rows below. Note that the data bits with the code words (K consecutive zero's (K – 1 in the general case) which are necessary for decoding and to have a flushed shift register when the next data stream arrives. Each branch in the trellis is labeled with its code pair followed in parenthesis with the number of code bits that differ from the corresponding bits in the received code. Solid branch lines and solid lines are dashed lines represent transmitted message path which matches the data stream in the first row while bold lines. If there were no errors in the received message, the Hamming distance for this path would be zero. However, due to a bit error in the "Rx code" row, its Hamming distance is 1. Does distance 2 have any other paths with an equal or shorter Hamming distance? The answer is no. The sum of the bit differences from the received code for all branches of each of the data streams of the trellis and deduce that the true message corresponds to the path with the lowest Hamming distance. The problem is that the number of messages increases exponentially with the number of data bits or length of the data stream. One commonly used solution is **Viterbi decoding**. It is the coding technique by deleting one of the two paths that enter each state at each time step, thereby pruning the message paths. The selection of the path to be retained is the one with the lowest accumulated difference with the received code. Fig. 9.9 shows

an **X** on the deleted path branches. The sum of the code divergences, the Hamming distance, of each of the four remaining paths is shown in brackets at the t_6 nodes. The bold line path has the lowest Hamming distance, so the message was decoded successfully.

an X on the deleted path branches. The sum of the code divergences, the Hamming distance, of each of the four remaining paths is shown in brackets at the t_6 nodes. The bold line path has the lowest Hamming distance, so the message was decoded successfully.

The maximum number of errors that can be corrected is a function of the constraint length and the selected generator selected. A path length of at least several constraint lengths is necessary to realize the necessary fixed that example. For $K=3$, a code with $K=3$, two errors over a length of at least 20 code bits should be correctable, but that also depends on how the errors are distributed [5]. The coding example, the decoding worked with a shorter message. shorter message.

The above explanation of convolutional decoding deals with hard decisions, that is, code differences were determined as between discrete logic signal levels. However, the receiver may detect multiple levels of digital words for each symbol that reflects a degree of confidence as to whether the “zero” or “one.” In this case the Hamming distance cannot be used as a tie breaker. A **Euclidean distance** between a noisy point (the received symbol) and the desired point can be calculated. This soft-decision Viterbi decoding is a more sophisticated method than the hard-decision method we described and should give better results. Information about the signal is available. is available.

As we have seen, the basic code rate of a code with $r=2$ is $1/2$ and it gives good error-correcting performance in many situations, particularly when there is a high signal-to-noise ratio. A high data rate is desirable even at the expense of error correction rate, as the code is used, which is a procedure for maintaining some of the code bits to get the higher data rate while maintaining proportionally less capability in the decoder, dummy bits are inserted in place of the terminated bits of the Viterbi algorithm is carried out as described. For example, the DFBM 4E5P80211 DFBM 7E5P80211 taken 7000000 can produce code rates of $1/2$ (basic), $2/3$ or $3/4$ (basic), $1/3$ or $2/3$ (high) plus $5/6$ for the high throughput and very high throughput physical layer (see Chapter 11).

[> Read full chapter](#)

VLSI Signal Processing

Surin Kittitornkun, Surin Kittitornkun, The Electrical Engineering Handbook, 2005




Viterbi Algorithm

The [convolutional coding](#) has been one of the most widely used error corrections in digital [wireless communication](#). Therefore, the **Viterbi decoding algorithm** must be implemented efficiently in a pipelined/systolic fashion. A (K, R) convolutional coding scheme can be described by an FSM, where K is the constraint length and R is the code rate. Similar to a mealy FSM, there are a total of 2^K coding states where output bits and the next state depend on the current state and an input bit.

linear shift register relationships. The first register connection to the XOR gate is indicated by the “1” in the equations, the second by “X,” the third by X_2 and so forth. Most convolution codes have a constraint length less than 10.



fit on the page. fit on the page.






Figure 12.3. Sequence of data through trellis.

By tracing the highlighted path through the trellis, you can see that the output sequence is the same as the sequence of inputs. This is the same as the output sequence of a shift register circuit. For constraint length K , the trellis will have $(K-1)$ states in each stage. Therefore, with $K=3$ in our design example, we have 2 states for each stage. For a more typical $K=6$ or $K=7$ constraint length, the trellis would have 32 or 64 states respectively; however, this is too tedious to diagram.

> Read full chapter

[> Read full chapter](#)

Coding Coding

Dr M D Macleod MA PhD MIEEE MA PhD MIEEE in Telecommunications Engineer's Reference Engineer's Reference Book, 1993 Book, 1993

14.2.1 Types of ECC Types of ECC

There are two main types of ECC: block coding and convolutional coding. In block coding, the input is divided into blocks of k digits. The encoder produces a block of n digits for transmission, where $n > k$. The code is described as a (n, k) code. Each block is coded and decoded independently of all other blocks. In convolutional coding, the coder inputs the data in a continuous stream of digits. The coder outputs n output digits for every k input digits. The code is described as a rate k/n code.

If the input digits are included in the code as described, the code is described as systematic. The additional digits introduced by the encoder are known as parity or check digits. As well as the concept of systematic codes, there are also non-systematic codes. The advantage of systematic codes is that the original data can be recovered by simply deleting the parity digits. The simplest decoder can simply delete the parity digits from the coded digit stream, ignoring the parity digits. A more sophisticated decoder uses the parity digits for error detection and correction. For non-systematic codes, the original data cannot be recovered by simply deleting the parity digits. Non-systematic codes also exist, but are less commonly used.


[> Read full chapter](#)

Cognitive radio bandwidth wireless access in TV bands IEEE 802.22 standards

Carlos Cordeiro, ... Carlos Cordeiro, S. Sankaranarayanan, N. B. Mandayam, J. M. R. F. Pereira, C. Cordeiro, and Networks, 2010 and Networks, 2010

14.3.3 Channel Coding and Modulation Schemes

Figure 14.6 describes the channel coding and modulation schemes. Channel coding includes data scrambling, convolutional coding, puncturing, bit interleaving, and constellation mapping.






Figure 14.6. Channel Coding in 802.22.

The frame payload data are first processed by the data scrambler using a pseudo-random binary sequence generated by the generator with the generator polynomial $1 + X_{14} + X_{15}$. The preamble and the control header fields of the frame fields are formed. Then the scrambled forward error correction (FEC) scheme follows. The data and coding mandatory coding scheme in 802.22 is convolutional coding. The data and coding are encoded using a rate-1/2 binary convolutional code. Dual binary convolutional turbo code, low-density parity check (LDPC) codes, and turbo codes (BTCs) are optional. (BTCs) are optional advanced coding schemes. For the interleaving stage, the interleaving stage, the interleaver used for subcarrier interleaving is a simple interleaver employed in the encoder. The interleaving stage is described by the block size K and three integer parameters (p, q, r) . The global equation of the algorithm depends on the interleaving pattern of the (p, q, r) position index i of samples (k) , and two samples (k) and two samples (p, q) . The parameter (p, q) gives the interleaving partition size multiple of the block size K .

Finally, the output of the interleaver is the interleaved data. The interleaved data is then mapped to the modulation and constellation mapping. The mapped data for the independent groups of N_{cbpc} (two for QPSK, four for 16-QAM, and six for 64-QAM) bits and N_{cbpc} bits are represented by QPSK, 16-QAM or 64-QAM, constellation mapping. The mapping for QPSK, 16-QAM, and 64-QAM is performed according to the constellation diagram. The pilot subcarriers are modulated according to the BPSK modulation scheme. The normalization factor or equalization factor equal to 1.

> [Read full chapter](#)


Error Correction Coding

Michael Parker, in [Digital Signal Processing 101](#), 2010

12.4 Convolutional Coding

A second major class of channel codes is known as convolutional codes. Convolutional codes can operate on a stream of data, whereas block codes operate on words. Convolutional codes; the behavior of the code depends on previous data.

Convolutional coding is implemented using shift registers with feedback paths. There is a ratio of “k” input bits to “n” output bits, as well as a constraint length “K.” The code rate is k/n . The constraint length K corresponds to the length of the shift register and also determines the length of time or memory that the current behavior depends on past inputs.






Figure 12.2. Figure 12.2.

Table 12.1. Encoder state and outputs

Register Value	Register Value	N2 Value	N1 Value	Clock Value	N1 Value
1 0 0	1 0 0	1	1	T1	1
0 1 0	0 1 0	0	1	T2	0
1 0 1	1 0 0	0	0	T3	0
1 1 0	1 1 0	1	0	T4	1
0 1 1	0 1 0	1	0	T5	1
0 0 1	0 0 1	1	1	T6	1
1 0 0	1 0 0	1	1	T7	1
0 1 0	0 1 0	0	1	T8	0
1 0 1	1 0 0	0	0	T9	0
1 1 0	1 1 0	1	0	T10	1
0 1 1	0 1 0	1	0	T11	1
1 0 1	1 0 0	0	0	T12	0

Now, let us trace the path of the input sequence 1001 using Figure 12.3 and the resulting output sequence 1100. This task might be a bit tedious, but it is representative of the procedure of the encoder because the trellis will be key in Viterbi decoding. The highlighted path is the path of input sequence.




Figure 12.3-1. Figure 12.3-1.

By tracing the highlighted path through the trellis, you can see that the output sequence is the same as our results when computing using the shift register circuit. For constraint length K , we have $(K - 1)_2$ states in our [trellis diagram](#). Therefore, with $K = 3$ in our design example, we have 4 possible states. For a more typical $K = 6$ or $K = 7$ constraint length, there would be 32 or 64 states, respectively, although this is too tedious to try to diagram.

By tracing the highlighted path through the trellis, you can see that the output sequence is the same as our results when computing using the shift register circuit. For constraint length K , we have $(K - 1)^2$ states in our [trellis diagram](#). Therefore, with $K = 3$ in our design example, we have 4 possible states. For a more typical $K = 6$ or $K = 7$ constraint length, there would be 32 or 64 states, respectively, although this is too tedious to try to diagram.



[> Read full chapter](#)

Applications to Communication Systems



Yasuo Hirata, Osamu Yamada, Osamu Yamada, in [Essential Coding Techniques](#), 1990

FEC with Large Coding Gain

To meet the requirements for FEC with a large coding gain, the soft decision Viterbi decoding will continue to play an important role in the future. Figure 6.9 shows the relationship between the coding gain and the constraint length for the rate $1/2$ convolutional code (Yasuda et al., 1981). Although the coding gain increases according to the increase of the constraint length, as is seen in the figure, the hardware complexity of the Viterbi decoder also increases exponentially for the longer constraint length. For the code with the constraint length of 7 is most widely used as of the late 1980s. Taking into account the future progress, however, it seems that the Viterbi decoder for the constraint length of up to 10 will be available. On the other hand, higher coding gain compared with the constraint length of 7 can be achieved.





Q : Soft decision level
 $(Q=2$: Hard decision
 $Q=\infty$: Ideal soft decision



Q : Soft decision level
 (Q = 2 : Hard decision
 Q = ∞ : Ideal soft decision

Fig. 6.9. Coding gain vs constraint length K of convolutional codes used for Viterbi decoding. (A) BER = 10^{-4} ; (B) BER = 10^{-6} .

As for the code rate, the codes with high code rates based on the punctured coding are expected to be widely utilized. Figure 6.10 shows the coding gain of the $(n-1)/n$ punctured code derived from the rate $1/2$ code with the constraint length of 3 to 9 as a function of the bandwidth expansion factor α (Yasuda *et al.*, 1984).






Fig. 6.10. Coding gain of rate $1/2$ code for soft decision Viterbi decoding (original code with rate $1/2$ and code length $K=3$ to 9). (A) BER = 10^{-4} ; (B) BER = 10^{-6} .

[Read full chapter](#)

Uplink Physical Processing

Erik Dahlman, ... Johan Sköld, 4G LTE-Advanced Road to 5G (Third Edition), 2016

7.4.1.4 PUCCH Format 4

With the extension of carrier aggregation to handle up to 32 component carriers, the [payload](#) capacity of PUCCH format 3 is not sufficient to handle the resulting number of hybrid-ARQ acknowledgments. PUCCH formats 4 and 5 were introduced in release 13 to address this problem.

