
Lecture 09~10

RAM

메모리계층







기본 메모리 소자




- Positive-edge-triggered D FF
- Negative-edge-triggered D FF
- 비동기식 reset D FF



clk	q ^{next}
0	q
1	q
↑(rising edge)	d



clk	q ^{next}
0	q
1	q
↓(falling edge)	d



reset	clk	q ^{next}
0	ı	0
1	0	q
1	1	q
1	↑(rising edge)	d

기본 메모리 소자



Verilog 코드

D FF

비동기식 reset D FF

```
module d_ff_rstb (
   input     clk,
   input     rstb,
   input     d,
   output reg q
);


always @(posedge clk or negedge rstb) begin
   if (~rstb) q <= 0;
   else     q <= d;
end</pre>
```

endmodule

레지스터




- D FF 하나 ↔ 1비트 register
- D FF N개 ↔ N비트 register



레지스터



- D FF 하나 ↔ 1비트 register
- D FF N개 ↔ N비트 register



레지스터



Verilog 코드


D FF로 구성된 레지스터

비동기식 reset D FF로 구성된 레지스터

endmodule



- 일시 저장을 위한 빠른 메모리
- 용량이 크지 않음





Verilog 코드


```
// signal declaration
reg [N-1:0] array_reg[2**W-1:0];

// write operation
always @(posedge clk) begin
   if (wr_en)
       array_reg[wr_addr] <= wr_data;
end

// read operation
assign rd_data = array_reg[rd_addr];
endmodule</pre>
```



■ 레지스터 파일 기반 FIFO 구현





■ 레지스터 파일 기반 FIFO 구현

```
module fifo #(
  parameter N = 8, // number of bits
            W = 4 // number of addr bits
) (
            clk, rstb,
   input
   input
                 rd, wr,
  input [N-1:0] w data,
   output
                 empty, full,
  output [N-1:0] r data
);
// signal declaration
reg [N-1:0] register file[2**W-1:0];
reg [W-1:0] w ptr reg, w ptr next, w ptr succ;
reg [W-1:0] r ptr reg, r ptr next, r ptr succ;
           full reg, empty reg, full next, empty next;
req
wire
           wr en;
```

```
// register file operation
always @(posedge clk) begin
   if (wr en)
      register file[w ptr reg] <= w data;</pre>
   end
assign r data = register file[r ptr reg];
assign wr en = wr & ~full reg; // registers
always @(posedge clk or negedge rstb) begin
   if (~rstb) begin
      w ptr reg <= 0;
      r ptr req <= 0;
      full reg <= 0;
      empty req <= 1;
   end
   else begin
      w ptr reg <= w ptr next;</pre>
      r ptr reg <= r ptr next;</pre>
      full reg <= full next;</pre>
      empty reg <= empty next;</pre>
   end
end
```



■ 레지스터 파일 기반 FIFO 구현


```
// next-state logic
always @* begin
   w ptr succ = w ptr reg+1;
  r ptr succ = r ptr reg+1;
   // default values
   w ptr next = w ptr reg;
   r ptr next = r ptr reg;
   full next = full reg;
   empty next = empty reg;
   case ({wr, rd})
      // 2'b00: no operation
      2'b01: // read
         if (~empty reg) begin
            r ptr next = r ptr succ;
            full next = 0;
            if (r ptr_next==w_ptr_reg)
               empty next = 1;
         end
```

```
2'b10: // write
         if (~full reg) begin
            w ptr next = w ptr succ;
            empty next = 0;
            if (w ptr next==r ptr reg)
               full next = 1;
         end
      2'b11: // write and read
         begin
            w ptr next = w ptr succ;
            r ptr next = r ptr succ;
         end
   endcase
end
assign full = full reg;
assign empty = empty reg;
endmodule
```

- 대용량 저장을 위한 메모리 장치
- RAM 소자는 D FF보다 훨씬 간단함
- RAM은 크게 DRAM(dynamic RAM)와 SRAM(static RAM) 로 나누며, SRAM이 널리 쓰인 RAM임
- RAM은 칩 속에 포함되면 **내장 메모리(on-chip memory)**, 칩 박에 있으면 **외장 메모리(external memory)**라고 함
- 메모리 접근의 복잡도 : 레지스터 파일 < on-chip RAM < external RAM
- External RAM을 접근하기 위해 메모리 컨트롤러를 사용해 야 함

- 실제 external RAM 장치
 - IS61LV25616AL, 제작사 ISSI(Integrated Silicon Solution Inc.)
 - 256k-by-16 SRAM, 용량 512kB
 - Datasheet : https://www.issi.com/ww/pdf/61lv25616al.pdf

CE (Chip Enable)	칩 접근 허용 (0 : O , 1 : X)
OE (Output Enable)	데이터 출력 허용 (0 : O , 1 : X)
WE (Write Enable)	데이터 쓰기 허용 (0 : 0 , 1 : X)
UB (Upper Byte Enable)	출력의 상위 byte 허용 (0 : O , 1 : X)
LB (Lower Byte Enable)	출력의 하위 byte 허용 (0 : O , 1 : X)



- 실제 external RAM 장치
 - IS61LV25616AL, 제작사 ISSI(Integrated Silicon Solution Inc.)
 - 256k-by-16 SRAM, 용량 512kB
 - Datasheet : https://www.issi.com/ww/pdf/61lv25616al.pdf

TRUTH TABLE

					I/O PIN			
Mode	WE	CE	OE	LB	UB	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	X	Н	Х	Х	Х	High-Z	High-Z	IsB1, IsB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc


- 실제 external RAM 장치
 - 읽기 관련 타이밍

READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

		-10)	-12	2	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	ns
taa	Address Access Time	_	10	_	12	ns
tона	Output Hold Time	2	_	2	_	ns
tace	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	4	_	5	ns
thzoe(2)	OE to High-Z Output	_	4	_	5	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	4	0	6	ns
tuzce(2)	CE to Low-Z Output	3	_	3	_	ns
tва	LB, UB Access Time	_	4	_	5	ns
thzB ⁽²⁾	LB, UB to High-Z Output	0	3	0	4	ns
tLZB ⁽²⁾	LB, UB to Low-Z Output	0	_	0	_	ns
tpu	Power Up Time	0	_	0	_	ns
t PD	Power Down Time	_	10	_	12	ns


- 실제 external RAM 장치
 - 읽기 관련 타이밍

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



- 실제 external RAM 장치
 - 읽기 관련 타이밍

READ CYCLE NO. 2(1,3)




- 실제 external RAM 장치
 - 쓰기 관련 타이밍

WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10		-13	2	
Symbol	Parameter	Min. M	Max.	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tsce	CE to Write End	8	_	8	_	ns
taw	Address Setup Time to Write End	8	_	8	_	ns
t ha	Address Hold from Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	ns
t PWB	LB, UB Valid to End of Write	8	_	8	_	ns
tpwe1	WE Pulse Width	8	_	8	_	ns
tpwe2	WE Pulse Width (OE = LOW)	10	_	12	_	ns
tsp	Data Setup to Write End	6	_	6	_	ns
tho	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	5	_	6	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	ns


- 실제 external RAM 장치
 - 쓰기 관련 타이밍

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)




- 실제 external RAM 장치
 - 쓰기 관련 타이밍

WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1.2)




- 실제 external RAM 장치
 - 쓰기 관련 타이밍

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)




- 실제 external RAM 장치
 - 쓰기 관련 타이밍

WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- On-chip RAM
 - 비동기식 읽기 single-port RAM




- Verilog 코드로 on-chip RAM 합성
 - 비동기 읽기 single-port RAM

```
// signal declaration
reg [N-1:0] ram[2**W-1:0];

// write operation
always @(posedge clk) begin
   if (we)
       ram[addr] <= din;
end

// read operation
assign dout = ram[addr];
endmodule</pre>
```

- On-chip RAM
 - 동기식 읽기 single-port RAM




- Verilog 코드로 on-chip RAM 합성
 - 동기 읽기 single-port RAM

```
// signal declaration
reg [N-1:0] ram[2**W-1:0];
reg [W-1:0] addr_reg;

// write operation
always @(posedge clk) begin
   if (we)
      ram[addr] <= din;
   addr_reg <= addr;
end

// read operation
assign dout = ram[addr_reg];
endmodule</pre>
```


- On-chip RAM
 - 비동기식 읽기 dual-port RAM



- Verilog 코드로 on-chip RAM 합성
 - 비동기 읽기 dual-port RAM

```
module dp ram async read
                                        // signal declaration
# (
                                        reg [N-1:0] ram[2**W-1:0];
   parameter N = 8,
             W = 2
                                        // write operation
                                        always @ (posedge clk) begin
   input
                clk,
                                           if (we)
                                              ram[addr a] <= din a;</pre>
   input
               we,
   input [W-1:0] addr a, addr b,
                                        end
   input [N-1:0] din a,
   output [N-1:0] dout a, dout b
                                        // read operation
);
                                        assign dout a = ram[addr a];
                                        assign dout b = ram[addr b];
                                        endmodule
```


- On-chip RAM
 - 동기식 읽기 dual-port RAM



- Verilog 코드로 on-chip RAM 합성
 - 동기 읽기 dual-port RAM


```
// signal declaration
reg [N-1:0] ram[2**W-1:0];
reg [W-1:0] addr a reg, addr b reg;
// write operation
always @ (posedge clk) begin
   if (we)
      ram[addr a] <= din a;</pre>
   addr a reg <= addr a;
   addr b req <= addr b;
end
// read operation
assign dout a = ram[addr a req];
assign dout b = ram[addr b reg];
endmodule
```

■ RAM 기반 stack 구현



- RAM 기반 stack 구현
 - Stack 용량 : S
 - Top = $-1 \rightarrow$ stack empty
 - Top = $S 1 \rightarrow \text{stack full}$

Push	Рор	RAM 동작
0	0	No op.
0	1	읽기
1	0	쓰기
1	1	No op.



■ RAM 기반 stack 구현

```
module stack
# (
  parameter N = 8, // number of bits // RAM
            S = 10, // stack size
           W = \$clog2(S+1)
) (
        clk, rstb,
                                                (W)
  input
                                           . W
  input push, pop,
                                        ) mem (
  input [N-1:0] w data,
  output empty, full,
  output [N-1:0] r data
);
// signal declaration
                                        );
reg [W-1:0] top reg, top next,
           top dec, top inc;
           full reg, empty reg,
reg
           full next, empty next;
wire
            ram we;
wire [W-1:0] ram addr;
wire [N-1:0] ram din, ram dout;
```


```
sp ram sync read
   .clk (clk
   .we (ram we ),
   .addr(ram addr),
   .din (ram din ),
   .dout(ram dout)
assign ram we = push & ~full req;
assign ram addr = push ? top inc
                       : top reg;
assign ram din = w data;
assign r data = (push & pop) ? w data
                             : ram dout;
```

■ RAM 기반 stack 구현

```
// registers
                                                  case ({push, pop})
always @(posedge clk or negedge rstb) begin
                                                     // 2'b00: no operation
   if (~rstb) begin
                                                     2'b01: // pop (read)
      top reg \leftarrow 2**W-1;
                                                         if (~empty reg) begin
      full req <= 0;
                                                            top next = top dec;
      empty req <= 1;</pre>
                                                            full next = 0;
                                                            if (top dec==2**W-1) empty next = 1;
   end
   else begin
                                                         end
      top reg <= top next;</pre>
                                                     2'b10: // push (write)
      full req <= full next;</pre>
                                                         if (~full req) begin
      empty req <= empty next;</pre>
                                                            top next = top inc;
   end
                                                            empty next = 0;
                                                            if (top inc==S-1) full next = 1;
end
                                                         end
                                                     // 2'b11: // push and pop (do nothing)
// next-state logic
always @* begin
                                                  endcase
   top dec = top reg-1;
                                               end
   top inc = top reg+1;
   // default values
                                               assign full = full req;
                                               assign empty = empty req;
   top next = top req;
   full next = full reg;
   empty next = empty reg;
                                               endmodule
```

COREA NATION STATES OF THE STA

■ RAM 기반 FIFO 구현



■ RAM 기반 FIFO 구현

```
module fifo
# (
  parameter N = 8, // number of bits
                                                // RAM
            S = 10, // FIFO size
                                                 sp ram sync read
            W = \$clog2(S+1)
                                                # (
) (
                                                                 ),
  input clk, rstb,
                                                   W) W.
  input rd, wr,
                                                ) mem (
  input [N-1:0] w data,
                                                    .clk (clk ),
  output empty, full,
                                                   .we (ram we ),
  output [N-1:0] r data );
                                                    .addr(ram addr),
                                                    .din (ram din ),
// signal declaration
                                                    .dout(ram dout)
reg [W-1:0] w ptr reg, w ptr next, w ptr succ;
                                                );
reg [W-1:0] r ptr reg, r ptr next, r ptr succ;
            full reg, empty reg,
                                                 assign ram we = wr & ~full reg;
reg
            full next, empty next;
                                                 assign ram addr = ram we ? w ptr reg
wire
            ram we;
                                                                         : r ptr reg;
wire [W-1:0] ram addr;
                                                 assign ram din = w data;
wire [N-1:0] ram din, ram dout;
                                                 assign r data = ram dout;
```

■ RAM 기반 FIFO 구현


```
// registers
always @(posedge clk or negedge rstb) begin
   if (~rstb) begin
      w ptr req <= 0;
      r ptr req <= 0;
      full reg <= 0;
      empty req <= 1;
   end
   else begin
      w ptr reg <= w ptr next;
      r ptr reg <= r ptr next;
      full reg <= full next;</pre>
      empty reg <= empty next;</pre>
   end
end
// next-state logic
always @* begin
  w ptr succ = w ptr reg+1;
   r ptr succ = r ptr reg+1;
   // default values
   w ptr next = w ptr reg;
   r ptr next = r ptr reg;
   full next = full reg;
   empty next = empty req;
```

```
case ({wr, rd})
      // 2'b00: no operation
      2'b01: // read
         if (~empty reg) begin
            r ptr next = r ptr succ;
            full next = 0;
            if (r ptr next==w ptr reg) empty next = 1;
         end
      2'b10: // write
         if (~full reg) begin
            w ptr next = w ptr succ;
            empty next = 0;
            if (w ptr next==r ptr reg) full next = 1;
         end
      2'b11: // write and read
         begin
            w ptr next = w ptr succ;
            r ptr next = r ptr succ;
         end
  endcase
end
assign full = full reg;
assign empty = empty reg;
endmodule
```



ROM


- 전기공급이 끊긴 상태에서도 장기간 기억하는 비휘발성(non-volatile) 메 모리
- FPGA 설계 분야에서 복잡한 연산/함수 구현을 위한 LUT용으로 쓰임
- Verilog의 case 문장으로 합성



```
module rom (
   input
              [2:0] addr,
   output reg [7:0] data
always @* begin
   case (addr)
      3'd0: data = 8'd10;
     3'd1: data = 8'd10;
      3'd2: data = 8'd20;
      3'd3: data = 8'd30;
      3'd4: data = 8'd40;
      3'd5: data = 8'd50;
      3'd6: data = 8'd60;
      3'd7: data = 8'd70;
   endcase
end
endmodule
```



■ ROM 기반 sin(x) 함수 구현






- ROM 기반 sin(x) 함수 구현
 - 입력: 10비트 (0 → 1023)
 - 출력: 8비트 (0 → 255)
 - case 문장이 너무 길어서 코드를 자동 생성해야 함

```
f = open('rom1024.v', 'w')
import numpy as np
                               f.write('module rom (\n')
x = np.arange(0, 1, 1/1024)
                             f.write('input [9:0] addr, \n')
                               f.write('output [7:0] data\n')
y = np.sin(2*np.pi*x)
                               f.write('); \n\n')
y = np.round((y+1)*128)
y[y==256] = 255
                               f.write('always @* begin\n')
                               f.write('case(addr) \n')
                               for i in range(0, 1024, 1):
                                  f.write('10\'h{:03x}: data = 8\'h{:02x}\n'.format(i, int(y[i])))
                               f.write('endcase\n')
                               f.write('end\n')
                               f.write('endmodule\n')
                               f.close()
```



■ ROM 기반 sin(x) 함수 구현





- ROM 기반 sin(x) 함수 구현
 - 입력: 10비트 (0 → 1023)
 - 출력: 8비트 (0 → 255)
 - case 문장이 너무 길어서 코드를 자동 생성해야 함
 - ROM 크기 4배 줄임

```
import numpy as np
                           f = open('rom256.v', 'w')
                            f.write('module rom (\n')
x = np.arange(0, 1, 1/1024) f.write('input [9:0] addr,\n')
y = np.sin(2*np.pi*x)
                           f.write('output [7:0] data\n')
y = np.round((y+1)*128)
                       f.write(');\n\n')
y[y==256] = 255
                          f.write('always @* begin\n')
                           f.write('case(addr)\n')
y256 = y[0:256]
                            for i in range(0, 256, 1):
                               f.write('10\'h{:03x}: data = 8\'h{:02x}\n'.format(i, int(y256[i])))
                            f.write('endcase\n') f.write('end\n') f.write('endmodule\n')
                            f.close()
```