

Implementation of an ADC, Controller and FIR Filter with Verilog for Pulse Oximetry in UMC65nm Technology




TECHNISCHE
UNIVERSITÄT
DARMSTADT



HDL Lab
Ho Thanh Tu Nguyen, 1804386
Nguyen Tien Dat Tran, 2871790

Supervisor: Dominik Kohrer
Integrated Electronic System Lab
Prof.Dr.-Ing. Klaus Hofmann
Sommer Semester 2020



Inhaltsverzeichnis

1. Introduction	3
2. Design Approach	4
2.1. The System Overview	4
2.2. Finger Clip Model	4
2.3. ADC Design	4
2.3.1. Verilog-A Code	4
2.3.2. ADC Testbench and Simulation	5
2.4. Controller Design	6
2.4.1. State Machine of Controller	6
2.4.2. DC Compensation	6
2.4.3. PGA Gain	7
2.4.4. Clock Divider	7
2.4.5. Alternating LED and split ADC	8
2.5. FIR Filter	9
2.5.1. Basics	9
2.5.2. Verilog Implementation	9
2.5.3. Optimization Ideas	10
2.5.4. ModelSim Results	12
3. Simulation Result	14
3.1. Modelsim	14
3.2. Cadence Virtuoso	15
3.3. Synopsys	16
3.3.1. Timing Analysis	16
3.3.2. Area Analysis	17
3.3.3. Power Analysis	17
3.4. Cadence Encounter	17
4. Simulation Result, Post Submission	18
4.1. Modelsim	18
4.2. Cadence Virtuoso	19
4.3. Synopsys	20
4.3.1. Version 1, Timing, Area and Power Analysis	20
4.3.2. Version 2, Frequency Oriented, Timing, Area and Power Analysis	21
4.4. Cadence Encounter	21
5. Conclusion	22
Appendices	23
A.	
Verilog Code	24
B.	
Optimization Verilog Code	34

1. Introduction

The task of the HDL Lab project is to design the digital part of an ADC, controller and FIR Filter for pulse oximetry. In order to to this, we divided our report in five sections. The structure of our report is as follow:

In Sec.2, we present our design approach for each component. You may find some pseudocode in this section since we want to keep this section short and clean for quick understanding. The complete code be provided at the end in Appendix. In Sec.3, we present the result that we have submitted. In Sec.4, we present the result after the submission time, since we have some improvements after the submission time. Then we'll come to the conclusion in section 5. For all the code, we put them at the end in the Appendix section.

2. Design Approach

2.1. The System Overview




Abbildung 1: Schematic of the System

As we can see the figure 1, our system consists of 4 main parts: Finger Clip Model, ADC, Controller and the FIR Filter. We will cover each part individually in the following sections below.

2.2. Finger Clip Model

As we already noticed that the Finger Clip Model in ModelSim is a bit slow. It only reacts to the change of DC Compensation and PGA GAIN after 0.545s. Therefore, we extend the always block code of Finger Clip Model in ModelSim as follow:

```

38   'timescale 1ms/1us
39
40   module Fingerclip_Model(Vppg, DC_Comp, PGA_Gain);
41       ...
42       always@(posedge clk or negedge clk or DC_Comp or PGA_Gain ) begin
43           ...
44       endmodule

```

2.3. ADC Design

The analog to digital converter is a very important device since it takes the captured and amplified analog signal from the fingerclip model and convert it into a digital signal. In this task an 8-bit ADC, running at a sampling frequency of 1kHz, is needed to be implemented in Verilog-A. In the following we are going to explain our implementation in detail.

2.3.1. Verilog-A Code

All of our written Verilog and Verilog-A code, respectively, lie in the Appendix. So for the ADC, we only plot the most significant parts in Listing 2.

For this task, the analog-to-digital converter awaits an analog signal and converts it into an 8-bit bus string. To do this, we need to define two input variables *in* and *clk* as well as an 8-bit output variable *out*. Furthermore, we declare a threshold variable *vth* which has a value of 0.9. The choice of this value is due to the fact that this is exactly one MSB and facilitates our implementation of ADC, which will be explained in detail afterwards. After that, we can just skip into our excerpt of code in Listing 2, in which the main functionality of the ADC begins.

The cross-function in line 21 signalize that the operation commences after each time when the clock signal cross the threshold voltage, i.e. after each rising and falling edge. This event will trigger the comparison of the current input sample and the threshold. To convert the sample voltage into an 8-bit output signal, we can imagine the scenario if the sample voltage has already the right corresponding binary representation. E.g. for an input voltage of 1.35V, the corresponding binary code would be 1100 0000. The next step is to compare it with the binary representation of the threshold voltage. As it is the MSB, the representation is 1000 0000. Note that we just assume that we know the binary representation of our input voltage, but actually want to calculate it. So to do this, we start to compare the voltages. If the voltage is greater than 0.9V, the MSB of the input voltage is '1' and the sample voltage is reduced by the threshold voltage. If this is not the case, the bit representation is '0'. The next step is the most important one. So in both cases, either if the MSB is '0' or '1', the new resulting sample voltage must be doubled (line 30). We can imagine it as the 'predicted' binary representation is shifted to the left by one bit and the next bit element is compared with the MSB. This guarantees our correct calculation for the bit representation of the input sample.

All the bit elements are then stored in a temporary 8-bit register, namely *result*, and applied to the output register *out* afterwards (line 36). So the analog to digital conversion is done!

```

20 analog begin
21   @(cross(V(clk) - vth, +1) ) begin
22     sample = V(in);
23     for (i = bit - 1; i >= 0; i = i - 1) begin
24       if ( sample > vth ) begin
25         result[i] = 1.8;
26         sample = sample - vth;
27       end else begin
28         result[i] = 0.0;
29       end
30       sample = 2.0 * sample;
31     end
32   end
33
34   for (i = 0; i < bit; i = i + 1) begin
35     V(out[i]) <+ transition(result[i], dly, ttime);
36   end
37 end

```

Listing 2: Excerpt of Verilog-A ADC Code

2.3.2. ADC Testbench and Simulation

After writing successfully the Verilog-A code, we can now implement our testbench to test our code. To do this, we add two voltage sources: one to generate the clock and the other one to generate a sine wave. The parameters for the clock generator are chosen as described in the pdf, that means that we have a $t_{rise} = t_{fall} = 100$ ns and a pulse width of 500μ . For the sine wave we should choose parameters which give us a better observation on our results. So we decide to choose a sine wave which is slower than the sampling frequency of the ADC, namely $f_{sine} = 20$ Hz. The testbench is depicted in Fig.2 and the corresponding simulation result in Fig.3. According to Fig.3 we convert the output signal into a binary sequence and when comparing it with the input sine wave, we can see clearly that the Verilog-A implementation of our ADC works well.




Abbildung 2: ADC testbench.




Abbildung 3: ADC testbench simulation.

2.4. Controller Design

2.4.1. State Machine of Controller




Abbildung 4: State Machine of the Controller

Our implementation of controller is structured as a State Machine. As we can see in the figure 4, we have *START* state, *RESET* state at the beginning of the code. Whenever there is a reset Signal(a rising edge reset signal), then we will go the *RESET* state and set all the parameters to default value. If there is no reset signal, we jump to the *START* state waiting for the *Find_Setting* signal.

A *Find_Setting* signal is detected, we start a series of states which are our main task:

- *RED_OP_Searching*: Finding the DC Compensation of RED LED
- *RED_OP_Searching*: Finding the PGA Gain of RED LED
- *IR_OP_Searching*: Finding the DC Compensation of IR LED
- *RED_OP_Searching*: Finding the PGA Gain of IR LED
- *Alternating_LED*: Continuously switch the LEDs, split ADC stream to two ADCs stream and feed them to the FIR filter.

2.4.2. DC Compensation

The analog output of Finger Clip Model(Vppg) is fed directly to an ADC. Moreover, an ADC can only convert analog to digital signal, if the analog signal lies in the range of 0V to 1.8V. Therefore, if the Vppg doesn't not lie in range of 0V to 1.8V, the ADC would not be able to read this signal. Our goal is to adapt the DC compensation parameter(the input of Finger Clip Model) such that the middle

point of Vppg lies in the range of the threshold voltage of 0.9 as close as possible.

The approach to find the right DC compensation is very simple. First we set the PGA gain to 0 dB, so that it does not amplify at all. We notice that if we increase the DC Compensation, the signal will go down. In other word, the DC Compensation is anti-proportional to the Vppg. Therefore, if we detect that the DC middle of Vppg is larger than 0.9, we increase the DC Compensation. And vice versa, if the DC middle of Vppg is smaller than 0.9, we decrease the DC Compensation.

In order to find the DC middle, we have to obtain the maximum and minimum value of Vppg in a certain amount of time. The pseudocode is structured as follow: (the verilog code can be completely found at the Appendix, since we want to keep this section short and clean)

```
1 int interval = 10; //interval for searching min max is 10ms
2 int max, min, diff, dc_middle, acceptable_error=5;
   find_Max_Min(interval);
4 diff = max-min;
   dc_middle = min + diff/2; //find the middle point of Vppg signal
6 offset = dc_middle - 127;
   //adjust the dc_compensation to get the middle point matching 0.9V
8 if (dc_middle > 127)
   dc_compensation = dc_compensation + 1;
10 else
   dc_compensation = dc_compensation - 1;
12
14 if (offset < acceptable_error)
   store(dc_compensation);
   stop_search();
16 jump_next_state(); // stop searching DC Compensation and start searching for PGA Gain
```

Listing 3: Pseudo Code of finding DC compensation point

One thing to notice in the figure that the interval is adjustable variable. In our case, the Finger Clip Model responses very fast to the change of DC Compensation. Therefore, we set interval to 10ms. That means, after increasing the DC Compensation by 1, we wait 10ms for the response of Finger Clip Model. During this 10ms, we continuously sample and compare the ADC value and obtain the min, max. (In case of PGA Gain, we wait a lot longer, namely 1 second).

2.4.3. PGA Gain

After we find the PGA Compensation and store this value in the register, we now can find the PGA GAIN. The pseudocode is structured as follow:

```
1 int interval = 1000; //interval for searching min max is 1000ms
2 int max, min;
   find_Max_Min(interval);
4 //adjust the PGA_Gain to get the middle point matching 0.9V
   if (max < 240 and min > 15) //Vppg is still in range (0.1V,1.7V), we keep increasing PGA_Gain
   PGA_Gain = PGA_Gain + 1;
6 if (max > 240 or min < 15) //Vppg is out of range(reach lowest bound or highest bound)
   store(PGA_Gain);
   stop_search(); // stop searching PGA_Gain
8
10 Remark: In the verilog code in Cadence, the \textbf{lower bound} and \textbf{upper bound} in reality are slightly
   different as hand calculated case 240 and 15, namely they are set to 200 and 5 for RED LED and 240 and 40 for IR LED.
```

In opposite to the DC Compensation, in which we only wait 20ms, here we wait 1 second. The reason is that, the Finger Clip Model provides feedback of PGA Gain very slowly. Similarly to the DC-Compensation, that we find the max min value. we increase the PGA Gain by 1, then we wait 1 second for the response behavior of Finger Clip Model. After 1 second, if the maximum of Vppg is not beyond 1.7 and minimum of Vppg is not below 0.1, then we continue increasing the PGA Gain by 1, until Vppg reaches 0.1 or 1.7.

For both RED led and IR led, we follow the same algorithm above. Once the DC Compensation and the PGA Gain are found, we can switch to other state which is the Alternating State as presented in the next section.

2.4.4. Clock Divider

Because the later tasks don't need 1kHz clock. but different clock frequencies. In particular, the **Alternating LED** task requires 100Hz clock and the **FIR Filter** task requires 500Hz. Therefore, we have to generate these two clock frequencies for later usage. We simply use a **counter** to divide the 1KHz down to 500Hz and 100Hz. For example, we generate 500Hz Clock Filter as follow:

```
1 always@(posedge clk) begin
2   if (rst_n == 1)
   begin
```

```

4      Counter_CLK_Filter=0;
      CLK_Filter = 0;
6      end
      if (Counter_CLK_Filter==1)
8          begin
              Counter_CLK_Filter = 0;
10             if (CLK_Filter == 1)
                  CLK_Filter=0;
12             else
                  CLK_Filter = 1;
14             end
              Counter_CLK_Filter = Counter_CLK_Filter+1;
16      end

```

The result is as follow:




Abbildung 5: ModelSim CLK Divider for CLK Filter and Alternating LED

2.4.5. Alternating LED and split ADC

For the Alternating Task, we turn ON and OFF the IR LED and RED LED one after another with the frequency of 100Hz. In other word, each LED will stay on 10ms and off 10ms periodically as shown in the figure 5. During the 10ms ON, we get the input ADC value and put on the output of the corresponding LED. Here is the pseudocode:

```

      input = ADC
      output = RED_ADC_Value, IR_ADC_Value
      duration = 10 //10ms
      if(timer >= 10) //switch LED every 10ms
9          switch_state();
          reset_timer();
11      end

      LED_RED_Stream_State() // put input ADC on output RED_ADC_Value
          TURN_ON(RED_LED)
          TURN_OFF(IR_LED)
          RED_ADC_Value = ADC
13      IR_RED_Stream_State() // put input ADC on output IR_ADC_Value
          TURN_ON(IR_LED)
          TURN_OFF(RED_LED)
          IR_ADC_Value = ADC
15      switch_state():
          if(previous_state == LED_RED_Stream_State)
20              next_State = IR_RED_Stream_State
          else
22              next_State = LED_RED_Stream_State

```

2.5. FIR Filter

In order to design an FIR filter we should understand its function first. Here we make use of the description in the pdf as well as some literature.

2.5.1. Basics

Generally, an FIR filter is a filter which can create an impulse response with finite length. Its characteristics are based on the choice of the order N and the filter coefficients. It is often realised as digital filters.

The mathematical function of an FIR filter is explained by using convolution of the input signal with its filter coefficient as it can be seen in the following equation, in which $x[n-k]$ is the input sample, while $h[k]$ determines the current filter coefficient and $y[n]$ the resulting output.

$$y[n] = \sum_{k=1}^{N-1} h[k]x[n-k]$$

To realize this implementation, we can refer to Fig.6. It shows that the input sample is multiplied with the corresponding coefficient, depending on the timing 'position' of the input sample. According to the convolution operation input sample needs to be shifted after each clock trigger and therefore the implementation needs to integrate a delay element. After that, all the products are sum together which yield to the current output value.




Abbildung 6: FIR Filter Implementation

2.5.2. Verilog Implementation

The complete Verilog code is applied in the Appendix. In general, we implement the behaviour of the FIR filter as described previously. Regarding to efficiency, this implementation is not strongly recommended as it uses 22 multipliers which captures a lot of area. But for the first approach, this is fine. We now explain detailly our implementation.

The Verilog code of our filter is called 'FIR_Filter_Optimized.v'. In this file, we await the signal *CLK_Filter*, which comes from the Controller module. It also gets the value from the ADC, which has a width of 8-bit. At last, we declare a 19-bit output signal, namely 'Out_Filtered'.

From here on, we prepare registers for the multiplication operations and delay elements. An excerpt of our code can be seen in Listing 4. The value before the variable name means the bit width of this variable, whereas the value after the variable declares the amount of values needed to be saved. Hence, we have the register variable *previous_Value* which is responsible for the shift of the elements after each clock cycle, and the register variable *product* which save the 22 products of the convolution operation. We also

have a variable *coeffs* which guards the coefficients of the FIR filter. In this term we can reduce the length of the array as the FIR filter is symmetric.

```

10 wire signed[8:0] coeffs[21:0];
12 reg [15:0] previous_Value[21:0];
12 reg [19:0] product[21:0];

```

Listing 4: Excerpt of Fir_Filtered_Optimized

The delay elements are implemented in that way that after each clock cycle, the next element in the *previous_value* register overtake the previous value.

```

106 ...
108 previous_Value[1]    <= previous_Value[0];
previous_Value[0]    <= ADC_Value;
...

```

Listing 5: Verilog code to represent the shift and delay operation

As explained before, we use 22 multipliers in this implementation. Because of the symmetric characteristic of the FIR filter, we only need 11 coefficients to be saved.

```

120 product[10] <= coeffs[10] * previous_Value[10];
product[11] <= coeffs[10] * previous_Value[11];

```

Listing 6: Verilog code to represent the shift and delay operation

Finally, all the products are added together which yield to the current output value.

```

132 Out_Filtered <= (product[0] + product[1] +
134                 product[2] + product[3] + product[4] + product[5] +
product[6] + product[7] + product[8] + product[9] +
136                 product[10] + product[11] + product[12] + product[13] +
product[14] + product[15] + product[16] + product[17] +
product[18] + product[19] + product[20] + product[21]);

```

Listing 7: Verilog code to represent the shift and delay operation

2.5.3. Optimization Ideas

In Sec.2.5.2 we deliver a functional Verilog implementation for our FIR filter. But as mentioned before, this implementation might not be the most efficient one since multipliers take a lot of area. To optimize our design, we use a completely new implementation idea. The full code lays in Appendix B and is named as 'FIR_Filter_Optimized.v'. There is also a testbench included, namely 'FIR_Filter_TB.v'. In the following, we describe our new idea.

Before we consider our new implementation, here is a short mention which parameters / registers we still use. The register *previous_value* needs to be maintained since it remembers past values and after a short period, some of the old values need to be replaced with new values. The coefficient register is increased again to 22 elements.

Now for the new implementation, the first step is to reduce the amount of multipliers to one. Therefore there exists two approaches: The first one is to use just one multiplication operation after each clock cycle of 'CLK_FILTER', but this would be very slow. The second approach is to use a second clock which triggers the multiplication operation. In this case we define a second clock *fast_clk* (line 5). This clock is set up to at least 22 times faster than the sampling rate of the FIR filter. We decide to set the clock speed to 12.5kHz.

The second step is that instead of taking all the product values simultaneously and calculate the sum, we calculate the product of the input sample and its corresponding value together and save it into an accumulator (*accu*). The principle is like a FIFO buffer in which we make use of pointers. Therefore, we use three pointers which signifies the state of the FIFO. These pointers are named as *temp_Pointer*, *coeff_Pointer* and *nxt_Pointer*. The implementation is depicted in Listing 8. After each clock cycle of *fast_clk*, we take the next product and add it to our accumulator. To signalize that the calculation should be stopped, a register *full_flag* is declared which is set automatically if the condition in (line 58) is satisfied. In order to retrace this condition, we take a look into Fig.7. It says that the accumulator is full if the *coeff_Pointer* is one element behind of the *temp_Pointer*. For this, we should declare that the coefficient pointer always starts at the same element as the temporary pointer. This is implemented in Listing 9. During the convolution operation, we then just make use of the pointers *coeff_Pointer* and *nxt_pointer*. These pointers are responsible to fill in the right product element. Here *coeff_Pointer* is pointing to the current coefficient, while the corresponding input sample also taken from *previous_Value*. The product is directly added to the accumulator. Note that *temp_Pointer* is not taken into account during this

process. It acts as a starting point for taking all the sums for the convolution operation. This is explained later in detail. After all FIFO elements are filled, the register *full* is set to '1' as well as a flag, which signalize that no element can be filled into the accumulator anymore.

The final step is explained in Listing 9. On the next rising clock edge of *CLK_Filter*, the output value will overtake the value in the accumulator. After that, the accumulator value is reset as well as *full_flag*. Here, the use of *temp_Pointer* is more obvious and is used as the pointer from which the convolution operation should start. This implementation also guarantees that the buffer is also reset as the condition in line 58 is not satisfied anymore.

```

40 // define full_flag
41 reg full_flag;
42
43 // Accumulator
44 reg[19:0] accu;
45
46 // Define pointers
47
48 // Coefficient Pointer
49 reg[4:0] coeff_Pointer;
50
51 // Temporary pointers
52 reg[4:0] temp_Pointer;
53
54 // Next Pointer to read coefficient
55 reg[4:0] nxt_Pointer;
56
57 assign full = (temp_Pointer - 1 == coeff_Pointer ) || (temp_Pointer == 0 && coeff_Pointer == 21);
58
59 always @(posedge fast_clk)
60 begin
61     if(full)
62     full_flag <= 1;
63     // If Pointer has done a cycle
64     if(full_flag)
65     accu = accu; // do not change accu value
66
67     if(!full_flag)
68     begin
69         accu = accu + coeffs[coeff_Pointer] * previous_Value[coeff_Pointer];
70         coeff_Pointer <= nxt_Pointer;
71
72         if(nxt_Pointer == 21)
73             nxt_Pointer <= 0;
74         else
75             nxt_Pointer <= nxt_Pointer + 1;
76     end
77 end
78
79 end
80

```

Listing 8: New implementation of the FIR filter using pointers and FIFO buffer (accumulator).




Abbildung 7: FIFO principle using pointers.

```

148 Out_Filtered <= accu;
    accu = 0;

```

```

150 full_flag <= 0;
152 if (!full_flag)
154 begin
156     coeff_Pointer <= 0;
156     temp_Pointer <= 0;
156     nxt_Pointer <= 1;
158 end
160 if (full_flag)
162 begin
164     // increase all Pointer
166     if (temp_Pointer == 21)
168     begin
170         temp_Pointer <= 0;
170         coeff_Pointer <= 1;
170         nxt_Pointer <= 2;
172     end
174     else if (temp_Pointer == 20)
176     begin
178         temp_Pointer <= temp_Pointer + 1;
178         coeff_Pointer <= 0;
178         nxt_Pointer <= 1;
180     end
182     else
184     begin
186         temp_Pointer <= temp_Pointer + 1;
186         coeff_Pointer <= temp_Pointer+1;
186         nxt_Pointer <= temp_Pointer + 2;
188     end
188 end

```

Listing 9: Operations on rising CLK_Filter edge.

2.5.4. ModelSim Results

The simulation results is depicted in Fig.8 and Fig.9. Taking the testbench file 'FIR_Filter_TB.v' from Appendix B into account, we can verify that this filter functions very well.

Unfortunately, this implementation does not pass Design Vision as this implementation is not already synthesizeable. But we can remember it as future work!




Abbildung 8: Simulation Results of the new FIR filter implementation (1st plot)




Abbildung 9: Simulation Results of the new FIR filter implementation (2nd plot)

3. Simulation Result

3.1. Modelsim




Abbildung 10: Vppg with respect to PGA GAIN and DC Compensation




Abbildung 11: ADC stream of IR LED and its filtered stream




Abbildung 12: ADC stream of RED LED and its filtered stream

3.2. Cadence Virtuoso




Abbildung 13: Vppg in Cadence




Abbildung 14: Vppg with respect to PGA GAIN and DC Compensation in Cadence




Abbildung 15: RED LED together with Vppg




Abbildung 16: IR LED together with Vppg




Abbildung 17: ADC stream of RED LED and its filtered stream




Abbildung 18: ADC stream of IR LED and its filtered stream

3.3. Synopsys

3.3.1. Timing Analysis

CLOCK (rise edge) 1000000.00 (1 KHz) Data arrival time: 11.68 Slack (MET): 999988.25

3.3.2. Area Analysis

Total Area: 33854.521255

3.3.3. Power Analysis

Total Power: 6.4379e-04 mW

3.4. Cadence Encounter




Abbildung 19: Layout generated by Cadence Encounter

We can achieve a smaller area as stated in below sections.

4. Simulation Result, Post Submission

We can not optimize our design before the submission. So we did that after the submission. The big difference is the Vppg range. Now it is not clipped like in the previous section but it can now lie exactly between 0.2V and 1.7V with maxium voltage swing, as it is shown in the figure. 23

Also, the area has also been optimized from 151.215 to 143.493.

We came up to a new idea and also the new optimized implementation for the FIR filter as stated in the section 2.5.

4.1. Modelsim




Abbildung 20: Vppg with respect to PGA GAIN and DC Compensation




Abbildung 21: ADC stream of IR LED and its filtered stream




Abbildung 22: ADC stream of RED LED and its filtered stream

4.2. Cadence Virtuoso




Abbildung 23: Vppg in Cadence




Abbildung 24: Vppg with respect to PGA GAIN and DC Compensation in Cadence




Abbildung 25: RED LED together with Vppg




Abbildung 26: IR LED together with Vppg




Abbildung 27: ADC stream of RED LED and its filtered stream




Abbildung 28: ADC stream of IR LED and its filtered stream

4.3. Synopsys

4.3.1. Version 1, Timing, Area and Power Analysis

In this configuration, we want to optimize the area. Therefore, we set the frequency as low as possible (1KHz)
 CLOCK (rise edge) 1000000.00 (1 KHz) Data arrival time: 13.66 Slack (MET): 999986.19

Total Area: 34546.324300
Total Power: 6.5164e-04 mW

4.3.2. Version 2, Frequency Oriented, Timing, Area and Power Analysis

In this configuration, we want our design be able to operate with high frequency. Therefore, we set the frequency as high as possible. Of course, if we set it too high, we will violate the **Slack**, or **Slack** will become negative. In other word, the critical path is very long compared to the operating clock frequency.

Therefore, we have to come up to some compromise where the **Slack** is still positive and also as small as possible. Then we came to the operating frequency about 71MHz or roughly 14ns.

CLOCK (rise edge) 14.00 (71 MHz) Data arrival time: 11.78 Slack (MET): 2.04
Total Area: 34467.484293
Total Power: 0.2359 mW

We can see very clearly that the power has been increased significantly when we increase the frequency(from 1KHz to 71 MHz). But the area did not increase that much.

4.4. Cadence Encounter

The configuration of floorPlan is floorPlan -site CORE -r 1 0.95 5.8 5.8 5.8 5.8

So as we can see, with the high concentration of 0.95 we still can generate the layout without any error.




Abbildung 29: Layout for Version 1 generated by Cadence Encounter

5. Conclusion

We show that the principle goal to design the digital block for the pulse oximetry is fully reached. In Sec.2 we explained our design approach with Verilog in detail and depict our simulation results in ModelSim and Cadence Virtuoso in Sec. 3 as well.

As we can see in Fig.24, the signal is lying between 0.2V and 1.7V which is very symmetric signal without any clipping, so this signal can be fed into ADC without any problem. Moreover, the FIR Filter can also work correctly as we can see the figure 27 and 28, the slope of these two ADC streams (RED and also IR LED) has decreased. So the FIR Filter is functioning as a Low Pass Filter.

With the use of Design Vision synthesis tool we could synthesize a Netlist which can be used for generating layout with Cadence Encounter later on. For the optimization of the floorplaning, we can set the concentration factor to 0.95 without any error and the area is about 143.495 x 143.495.

For the very limit time, we can not do all of the optimization. As described in Sec.2.5.3, we already write a successful Verilog Code for the new FIR filter which only uses only multiplier, but could not be synthesized. We are in the opinion that with small adjustments of the code, we can reduce the area drastically to improve our design. Moreover, the the PIN order, we can also put the PINs at the right position for tape-out.

Appendices

A. Verilog Code

ADC

```
2 // VerilogA for verilogA, ADC, veriloga
3
4 //----- Pipelined ADC-----//
5 'include "discipline.h"
6 'include "constants.h"
7 module ADC (in, out, clk);
8     parameter integer bit = 8;    // ADC resolution
9     parameter real fullscale = 1.8, //supply voltage
10     vth = 0.9,                    //threshold
11     dly = 10n,                    // transition delay
12     ttime = 1n;                   // transition rising time
13     input in;                     // input analog voltage
14     input clk;                    // input clock
15     output [7:0] out;             // digital vector output
16     electrical in, clk;
17     electrical [7:0] out;
18     real sample;
19     integer result[7:0];          // integer array
20     genvar i;                     // index loop
21     analog begin
22         @(cross(V(clk) - vth, +1) ) begin
23             sample = V(in);
24             for (i = bit - 1; i >= 0; i = i -1) begin
25                 if ( sample>vth ) begin
26                     result[i] = 1.8;
27                     sample = sample - vth;
28                 end else begin
29                     result[i] = 0.0;
30                 end
31             sample = 2.0 * sample;
32             end
33         end
34         for (i = 0; i < bit; i = i + 1 ) begin
35             V(out[i]) <+ transition(result[i], dly, ttime);
36         end
37     end
38 endmodule
```

Controller State Machine (Controller)

```
1 module Controller(ADC,clk,Find_Setting, rst_n, LED_Drive,DC_Comp,LED_IR,LED_RED,PGA_Gain, RED_ADC_Value, IR_ADC_Value,
2     CLK_Filter);
3
4     output reg [3:0] LED_Drive;
5     output reg [6:0] DC_Comp;
6     output reg LED_IR;
7     output reg LED_RED;
8     output reg [3:0] PGA_Gain;
9     output reg [7:0] RED_ADC_Value;
10    output reg [7:0] IR_ADC_Value;
11    output reg CLK_Filter;
12
13    //Input ADC of vppg
14    input wire [7:0] ADC;
15    //input clk;
16    input wire clk;
17    //input rst_n;
18    input wire rst_n;
19    //input Find_Setting;
20    input wire Find_Setting;
21
22    //RED OP searchingfi
23    reg [6:0] RED_OP;
24
25    //RED Gain searching
26    reg [3:0] RED_Gain;
27
28    //IR OP searching
29    reg [6:0] IR_OP;
```



```

32 //IR Gain searching
reg [3:0] IR_Gain;

34 //Offset voltage compare to 0.9
36 reg [7:0] V_offset;
38 reg [3:0] acceptable_offset;
40 reg [7:0] V_min_1s;
42 reg [7:0] V_max_1s;

44 //wait time_counter
46 reg [15:0] Gain_wait_time;
48 reg [15:0] Alternating_Wait_Time;
50 reg [15:0] Counter_CLK_Filter;
52 reg [15:0] Min_Max_Wait_Counter;
54 reg Min_Max_Found;
56 reg [7:0] Min_Max_Difference;
58 reg [7:0] DC_Middle;

60 //All States
62 reg idle_state;
64 reg [3:0] currentState;
66 reg [3:0] previousState;
68 reg [3:0] nextState;

70 parameter Reset_State = 0;
72 parameter Find_New_Settings_State=1;
74 parameter RED_LED_OP_Search_State =2;
76 parameter RED_LED_Gain_Search_State =3 ;
78 parameter INRED_OP_Search_State =4;
80 parameter INRED_Gain_Search_State =5 ;

82 parameter Alternating_RED_LED_State = 6;
84 parameter Alternating_IR_LED_State = 7;
86 parameter Alternating_LED_State = 8;

88 parameter FIR_Filter_State = 9;
90 parameter Idle_State = 10;

92 //Instantiate FIR_Filter Module
94 /*FIR_Filter FIR_Filter_RED(
96 .CLK_Filter(CLK_Filter),
98 .rst_n(rst_n),
100 .ADC_Value(RED_ADC_Value),
102 .Out_RED_Filtered(Out_RED_Filtered)
104 );

106 FIR_Filter FIR_Filter_IR(
108 .CLK_Filter(CLK_Filter),
110 .rst_n(rst_n),
112 .ADC_Value(IR_ADC_Value),
114 .Out_RED_Filtered(Out_IR_Filtered)
116 );*/

118 always@(posedge clk) begin
120 if(rst_n ==1)
122 begin
124 Counter_CLK_Filter=0;
126 CLK_Filter = 0;
128 end
130 if(Counter_CLK_Filter==1)
132 begin
134 Counter_CLK_Filter = 0;
136 if (CLK_Filter == 1)
138 CLK_Filter=0;
140 else
142 CLK_Filter =1;
144 end
146 Counter_CLK_Filter = Counter_CLK_Filter+1;
148 end

150 always@(posedge clk) begin //MARKER: HAS BEEN MODIFIED only for SYNTHESIS, MUST ADJUST BACK
152 if (Find_Setting==1)
154 begin
156 currentState = Find_New_Settings_State;
158 end
160 if (rst_n == 1)
162 begin
164 currentState = Reset_State;
166 end

```

```

114 case(currentState)
Reset_State:
116 begin
LED_Drive = 10;
DC_Comp = 50; // DC_Comp = 0
118 LED_IR = 0; //Turn OFF IN_RED
LED_RED = 1 ; //Turn ON RED_LED
120 PGA_Gain = 0; // GAIN = 0
V_offset = 0;
122 acceptable_offset = 10;
Gain_wait_time = 545;
124 Min_Max_Wait_Counter=0;
V_min_1s = 255;
126 V_max_1s = 0;
DC_Middle = 0;
128 Min_Max_Found=0;
Min_Max_Difference=0;
130 Alternating_Wait_Time = 10;
IR_ADC_Value = 0;
132 RED_ADC_Value = 0;
currentState = nextState; // go to where it was predefine , this Reset is just a middle state (bergang)
134
end
136
Find_New_Settings_State:
138 begin
currentState = RED_LED_OP_Search_State;
140 end
142
RED_LED_OP_Search_State:
144 begin
if (Min_Max_Wait_Counter<10)
146 begin
if (ADC < V_min_1s)
V_min_1s = ADC;
148 if (ADC > V_max_1s)
V_max_1s = ADC;
150 end
else
152 begin
Min_Max_Difference = V_max_1s-V_min_1s;
154 DC_Middle = (Min_Max_Difference >>2) + V_min_1s;
if (DC_Middle < 127)
156 V_offset = 127-DC_Middle;
else
158 V_offset = DC_Middle-127;
V_max_1s = 0;
160 V_min_1s = 255;
Min_Max_Wait_Counter = 0;
162 Min_Max_Found = 1;
end
164 //Stop searching , save for RED-LED DC point
if (V_offset<= acceptable_offset & Min_Max_Found == 1)
166 begin
RED_OP = DC_Comp;
168 Min_Max_Found=0;
currentState = RED_LED_Gain_Search_State;
170 end
//Seaching for DC_Comp
172 if ( Min_Max_Found == 1 & DC_Middle < 127)
begin
174 DC_Comp = DC_Comp-1;
Min_Max_Found = 0;
176 end
else if (Min_Max_Found == 1 & DC_Middle > 127)
178 begin
DC_Comp = DC_Comp+1;
180 Min_Max_Found = 0;
end
182
Min_Max_Wait_Counter = Min_Max_Wait_Counter+1;
184 end
186
RED_LED_Gain_Search_State:
188 begin
if (Min_Max_Wait_Counter<1000)
190 begin
if (ADC < V_min_1s)
V_min_1s = ADC;
192 if (ADC > V_max_1s)
V_max_1s = ADC;
194 end
end

```

```

else
begin
Min_Max_Difference = V_max_1s-V_min_1s;
DC_Middle = (Min_Max_Difference >>2) + V_min_1s;
if(DC_Middle < 127)
V_offset = 127-DC_Middle;
else
V_offset = DC_Middle-127;
V_max_1s = 0;
V_min_1s = 255;
Min_Max_Wait_Counter = 0;
Min_Max_Found = 1;
end

if(V_max_1s < 200 & V_min_1s > 5 & Min_Max_Found == 1) // increase gain every 0.545(s)
begin
PGA_Gain = PGA_Gain + 1;
Min_Max_Found = 0;
end
//stop searching, store RED-Gain
if (V_max_1s > 200 | V_min_1s < 5)
begin
//if(PGA_Gain>=2)
//PGA_Gain=2;
RED_Gain = PGA_Gain;
Min_Max_Found = 0;
currentState = Reset_State; //Reset Register before going to INRED
nextState = INRED_OP_Search_State;
end
Min_Max_Wait_Counter = Min_Max_Wait_Counter+1;
end

INRED_OP_Search_State:
begin
LED_IR = 1; //Turn ON IN_RED
LED_RED = 0;

if (Min_Max_Wait_Counter<10)
begin
if(ADC < V_min_1s)
V_min_1s = ADC;
if(ADC > V_max_1s)
V_max_1s = ADC;
end
else
begin
Min_Max_Difference = V_max_1s-V_min_1s;
DC_Middle = (Min_Max_Difference >>2) + V_min_1s;
if(DC_Middle < 127)
V_offset = 127-DC_Middle;
else
V_offset = DC_Middle-127;
V_max_1s = 0;
V_min_1s = 255;
Min_Max_Wait_Counter = 0;
Min_Max_Found = 1;
end

//Stop searching, save for IR-LED DC point
if(V_offset<= acceptable_offset & Min_Max_Found == 1)
begin
IR_OP = DC_Comp;
Min_Max_Found=0;
currentState = INRED_Gain_Search_State;
end

//Seaching for DC_Comp
if ( Min_Max_Found == 1 & DC_Middle < 127)
begin
DC_Comp = DC_Comp-1;
Min_Max_Found = 0;
end
else if (Min_Max_Found == 1 & DC_Middle > 127)
begin
DC_Comp = DC_Comp+1;
Min_Max_Found = 0;
end

```

```

278     Min_Max_Wait_Counter = Min_Max_Wait_Counter+1;
280 end
282 INRED_Gain_Search_State:
283 begin
284     if (Min_Max_Wait_Counter<1000)
285     begin
286         if (ADC < V_min_1s)
287             V_min_1s = ADC;
288         if (ADC > V_max_1s)
289             V_max_1s = ADC;
290         end
291     else
292     begin
293         Min_Max_Difference = V_max_1s-V_min_1s;
294         DC_Middle = (Min_Max_Difference >>2) + V_min_1s;
295         if (DC_Middle < 127)
296             V_offset = 127-DC_Middle;
297         else
298             V_offset = DC_Middle-127;
299         V_max_1s = 0;
300         V_min_1s = 255;
301         Min_Max_Wait_Counter = 0;
302         Min_Max_Found = 1;
303     end
304
305     if (V_max_1s < 240 & V_min_1s > 40 & Min_Max_Found == 1) //
306     begin
307         PGA_Gain = PGA_Gain +1;
308         Min_Max_Found = 0;
309     end
310     //stop searching, store RED-Gain
311     if (V_max_1s > 240 | V_min_1s < 40)
312     begin
313         IR_Gain = PGA_Gain;
314         //if (IR_Gain>=6)
315         //IR_Gain=6;
316         Min_Max_Found = 0;
317         currentState = Alternating_LED_State;
318     end
319     Min_Max_Wait_Counter = Min_Max_Wait_Counter+1;
320 end
322 Alternating_LED_State:
323 begin
324     if (Alternating_Wait_Time >= 10) // 20 x 0.5 = 10ms, means we alternate every 10ms, means 100Hz
325     begin
326         Alternating_Wait_Time = 0;
327         if (previousState == Alternating_IR_LED_State)
328             currentState= Alternating_RED_LED_State;
329         else if (previousState == Alternating_RED_LED_State)
330             currentState= Alternating_IR_LED_State;
331         else
332             currentState= Alternating_RED_LED_State;
333         end
334     //Continuously out put the ADC based on which LED is currently on
335     if (previousState == Alternating_IR_LED_State)
336     begin
337         IR_ADC_Value = ADC; //output ADC of IR_LED
338     end
339     if (previousState == Alternating_RED_LED_State)
340     begin
341         RED_ADC_Value = ADC; //output RED-ADCOutput ADC of RED_LED
342     end
343     //Increase timing-counter by 1
344     Alternating_Wait_Time = Alternating_Wait_Time+1;
345 end
346 Alternating_RED_LED_State:
347 begin
348     LED_IR = 0; //Turn ON RED_LED
349     LED_RED = 1;
350     DC_Comp = RED_OP;
351     PGA_Gain = RED_Gain;
352     currentState = Alternating_LED_State;
353     previousState = Alternating_RED_LED_State;
354 end
355 Alternating_IR_LED_State:
356 begin

```

```
360     LED_IR = 1; //Turn ON IR_LED
361     LED_RED = 0;
362     DC_Comp = IR_OP;
363     PGA_Gain = IR_Gain;
364     currentState = Alternating_LED_State;
365     previousState = Alternating_IR_LED_State;
366     end
367
368     FIR_Filter_State:
369     begin
370         idle_state =1 ;
371     end
372 endcase
373 end
374 endmodule
```

FIR Filter Optimized

```
//Verilog HDL for "HDL_Lab_10", "FIR_Filter" "functional"
2 module FIR_Filter_Optimized(
    input CLK_Filter,
    4 input rst_n,
    input wire[7:0] ADC_Value,
    6 output reg[19:0] Out_Filtered);

    // parameter N = 4;
    wire signed[8:0] coeffs[21:0];

    10 //
    12 reg [15:0] previous_Value[21:0];

    14 // define multiplier

    16 // FIFO
    reg [19:0] product[21:0];

    18
    20 assign coeffs[0]=2;
    assign coeffs[1]=10;
    22 assign coeffs[2]=16;
    assign coeffs[3]=28;
    24 assign coeffs[4]=43;
    assign coeffs[5]=60;
    26 assign coeffs[6]=78;
    assign coeffs[7]=95;
    28 assign coeffs[8]=111;
    assign coeffs[9]=122;
    30 assign coeffs[10]= 128;

    32 always @(posedge CLK_Filter or posedge rst_n)
    begin
    34     if (rst_n)
        begin
    36
    38         product[0] <= 0;
    40         product[1] <= 0;
    42         product[2] <= 0;
    44         product[3] <= 0;
    46         product[4] <= 0;
    48         product[5] <= 0;
    50         product[6] <= 0;
    52         product[7] <= 0;
    54         product[8] <= 0;
    56         product[9] <= 0;
    58         product[10] <= 0;
    60         product[11] <= 0;
    62         product[12] <= 0;
    64         product[13] <= 0;
    66         product[14] <= 0;
    68         product[15] <= 0;
    70         product[16] <= 0;
    72         product[17] <= 0;
    74         product[18] <= 0;
    76         product[19] <= 0;
    78         product[20] <= 0;
    80         product[21] <= 0;

    previous_Value[21] <= 0;
    previous_Value[20] <= 0;
    previous_Value[19] <= 0;
    previous_Value[18] <= 0;
    previous_Value[17] <= 0;
    previous_Value[16] <= 0;
    previous_Value[15] <= 0;
    previous_Value[14] <= 0;
    previous_Value[13] <= 0;
    previous_Value[12] <= 0;
    previous_Value[11] <= 0;
    previous_Value[10] <= 0;
    previous_Value[9] <= 0;
    previous_Value[8] <= 0;
    previous_Value[7] <= 0;
    previous_Value[6] <= 0;
    previous_Value[5] <= 0;
    previous_Value[4] <= 0;
    previous_Value[3] <= 0;
    previous_Value[2] <= 0;
    previous_Value[1] <= 0;
```

```

82     previous_Value[0]    <= 0;
84     Out_Filtered    <= 0;
86     end
88
90     else
92         begin
94             previous_Value[21]    <= previous_Value[20];
96             previous_Value[20]    <= previous_Value[19];
98             previous_Value[19]    <= previous_Value[18];
100             previous_Value[18]    <= previous_Value[17];
102             previous_Value[17]    <= previous_Value[16];
104             previous_Value[16]    <= previous_Value[15];
106             previous_Value[15]    <= previous_Value[14];
108             previous_Value[14]    <= previous_Value[13];
110             previous_Value[13]    <= previous_Value[12];
112             previous_Value[12]    <= previous_Value[11];
114             previous_Value[11]    <= previous_Value[10];
116             previous_Value[10]    <= previous_Value[9];
118             previous_Value[9]     <= previous_Value[8];
120             previous_Value[8]     <= previous_Value[7];
122             previous_Value[7]     <= previous_Value[6];
124             previous_Value[6]     <= previous_Value[5];
126             previous_Value[5]     <= previous_Value[4];
128             previous_Value[4]     <= previous_Value[3];
130             previous_Value[3]     <= previous_Value[2];
132             previous_Value[2]     <= previous_Value[1];
134             previous_Value[1]     <= previous_Value[0];
136             previous_Value[0]     <= ADC_Value;
138
140             product[0] <= coeffs[0] * previous_Value[0];
142             product[1] <= coeffs[1] * previous_Value[1];
144             product[2] <= coeffs[2] * previous_Value[2];
146             product[3] <= coeffs[3] * previous_Value[3];
148             product[4] <= coeffs[4] * previous_Value[4];
150             product[5] <= coeffs[5] * previous_Value[5];
152             product[6] <= coeffs[6] * previous_Value[6];
154             product[7] <= coeffs[7] * previous_Value[7];
156             product[8] <= coeffs[8] * previous_Value[8];
158             product[9] <= coeffs[9] * previous_Value[9];
160             product[10] <= coeffs[10] * previous_Value[10];
162             product[11] <= coeffs[10] * previous_Value[11];
164             product[12] <= coeffs[9] * previous_Value[12];
166             product[13] <= coeffs[8] * previous_Value[13];
168             product[14] <= coeffs[7] * previous_Value[14];
170             product[15] <= coeffs[6] * previous_Value[15];
172             product[16] <= coeffs[5] * previous_Value[16];
174             product[17] <= coeffs[4] * previous_Value[17];
176             product[18] <= coeffs[3] * previous_Value[18];
178             product[19] <= coeffs[2] * previous_Value[19];
180             product[20] <= coeffs[1] * previous_Value[20];
182             product[21] <= coeffs[0] * previous_Value[21];
184
186             Out_Filtered <= (product[0] + product[1] +
188                             product[2] + product[3] + product[4] + product[5] +
190                             product[6] + product[7] + product[8] + product[9] +
192                             product[10] + product[11] + product[12] + product[13] +
194                             product[14] + product[15] + product[16] + product[17] +
196                             product[18] + product[19] + product[20] + product[21]);
198
199         end
200     endmodule

```

Top Module Controller and FIR

```
module Top_Module_Controller_and_FIR(ADC,clk,Find_Setting , rst_n , LED_Drive,DC_Comp,LED_IR,LED_RED,PGA_Gain ,
    Out_IR_Filtered ,Out_RED_Filtered);

2
//IN-OUT of CONTROLLER
4 output wire [3:0] LED_Drive;
5 output wire [6:0] DC_Comp;
6 output wire LED_IR;
7 output wire LED_RED;
8 output wire [3:0] PGA_Gain;
9 wire [7:0] RED_ADC_Value;
10 wire [7:0] IR_ADC_Value;
11 wire CLK_Filter;

12
//input wire fast_clk;
14 input wire [7:0] ADC;
15 input wire clk;
16 input wire rst_n;
17 input wire Find_Setting;

18
//IN-OUT OF FIR
20 output wire [19:0] Out_IR_Filtered;
21 output wire [19:0] Out_RED_Filtered;

22
23
24
25
26 Controller_StateMachine Controller(
27     .LED_Drive(LED_Drive) ,
28     .DC_Comp(DC_Comp) ,
29     .LED_IR(LED_IR) ,
30     .LED_RED(LED_RED) ,
31     .PGA_Gain(PGA_Gain) ,
32     .RED_ADC_Value(RED_ADC_Value) ,
33     .IR_ADC_Value(IR_ADC_Value) ,
34     .CLK_Filter(CLK_Filter) ,
35     .ADC(ADC) ,
36     .clk(clk) ,
37     .rst_n(rst_n) ,
38     .Find_Setting(Find_Setting));

39
40 FIR_Filter_Optimized FIR_Filter_RED(
41     .CLK_Filter(CLK_Filter) ,
42     .rst_n(rst_n) ,
43     .ADC_Value(RED_ADC_Value) ,
44     .Out_Filtered(Out_RED_Filtered)
45 );

46
47
48 FIR_Filter_Optimized FIR_Filter_IR(
49     .CLK_Filter(CLK_Filter) ,
50     .rst_n(rst_n) ,
51     .ADC_Value(IR_ADC_Value) ,
52     .Out_Filtered(Out_IR_Filtered)
53 );

54
55
56 endmodule

57
58
59
60
61
62
```


Top Module Testbench(Testbench for the entire system)

```
1 `timescale 1us/1us
2 module Controller_StateMachine_tb ();
3
4 //Input controller
5 reg clk;
6 reg fast_clk;
7 wire [7:0] Vppg;
8 reg rst_n;
9 reg Find_Setting;
10
11
12 //output Controller
13 wire [3:0] LED_Drive;
14 wire [6:0] DC_Comp;
15 wire LED_IR;
16 wire LED_RED;
17 wire [3:0] PGA_Gain;
18 wire [19:0] Out_RED_Filtered;
19 wire [19:0] Out_IR_Filtered;
20 wire CLK_Filter;
21 //output Fingerclip
22
23
24
25
26
27 //Controller_Dat dut1( .RED_ADC_Value(RED_ADC_Value), .LED_Drive(LED_Drive), .DC_Comp(DC_Comp), .LED_IR(LED_IR), .
28 LED_RED(LED_RED), .PGA_Gain(PGA_Gain), .ADC(Vppg), .clk(clk));
29 Fingerclip_Model dut2(.Vppg(Vppg), .DC_Comp(DC_Comp), .PGA_Gain(PGA_Gain));
30 Top_Module_Controller_and_FIR dut1(.LED_Drive(LED_Drive), .DC_Comp(DC_Comp), .LED_IR(LED_IR), .LED_RED(LED_RED),
31 .PGA_Gain(PGA_Gain), .Out_IR_Filtered(Out_IR_Filtered), .Out_RED_Filtered(Out_RED_Filtered), .ADC(Vppg), .clk(clk), .rst_n
32 (rst_n), .Find_Setting(Find_Setting));
33 // Instantiate the Unit Under Test (UUT)
34
35
36 initial begin
37 Find_Setting = 0;
38 rst_n = 1;
39 clk = 0;
40
41
42 #550 rst_n = 0;
43 #600 Find_Setting = 1;
44 #1150 Find_Setting = 0;
45
46
47 #100000000 $stop;
48 end
49
50
51
52
53
54 always #500 clk = !clk; //Clock 1khz controller
55 always #40 fast_clk = !fast_clk; //Clock of Filter, 22 times faster than Sampling Frequency(500Hz)
56
57 endmodule
```

B. Optimization Verilog Code

FIR Filter Optimization Code (less Multipliers, using Pointers)

```
//Verilog HDL for "HDL_Lab_10", "FIR_Filter" "functional"
2 module FIR_Filter_Optimized(
3     input CLK_Filter,
4     input fast_clk,
5     input rst_n,
6     input wire[7:0] ADC_Value,
7     output reg[19:0] Out_Filtered);
8
9 // parameter N = 4;
10 wire signed[8:0] coeffs[21:0];
11
12 //
13 reg [15:0] previous_Value[21:0];
14
15 reg full_flag;
16
17 reg flag_CLK_Filter;
18
19 // define coefficients
20
21
22 assign coeffs[0]=2;
23 assign coeffs[1]=10;
24 assign coeffs[2]=16;
25 assign coeffs[3]=28;
26 assign coeffs[4]=43;
27 assign coeffs[5]=60;
28 assign coeffs[6]=78;
29 assign coeffs[7]=95;
30 assign coeffs[8]=111;
31 assign coeffs[9]=122;
32 assign coeffs[10]= 128;
33 assign coeffs[11]=128;
34 assign coeffs[12]=122;
35 assign coeffs[13]=111;
36 assign coeffs[14]=95;
37 assign coeffs[15]=78;
38 assign coeffs[16]=60;
39 assign coeffs[17]=43;
40 assign coeffs[18]=28;
41 assign coeffs[19]=16;
42 assign coeffs[20]=10;
43 assign coeffs[21]= 2;
44
45 // Accumulator
46 reg[19:0] accu;
47
48 // Define pointers
49
50 // Coefficient Pointer
51 reg[4:0] coeff_Pointer;
52
53 // Temporary pointers
54
55 reg[4:0] temp_Pointer;
56
57 // Next Pointer to read coefficient
58 reg[4:0] nxt_Pointer;
59
60 assign full = (temp_Pointer -1 == coeff_Pointer ) || (temp_Pointer == 0 && coeff_Pointer == 21);
61
62 always @(posedge fast_clk)
63 begin
64     if(full)
65     full_flag <= 1;
66     // If Pointer has done a cycle
67     if(full_flag)
68     accu = accu; // do not change accu value
69
70     if(!full_flag)
71     begin
72         accu = accu + coeffs[coeff_Pointer] * previous_Value[coeff_Pointer];
73     end
74 end
```

```

76     coeff_Pointer <= nxt_Pointer;
77
78     if (nxt_Pointer == 21)
79         nxt_Pointer <= 0;
80     else
81         nxt_Pointer <= nxt_Pointer + 1;
82     end
83 end
84
85 always @(posedge CLK_Filter or posedge rst_n)
86 begin
87     if (rst_n)
88         begin
89             accu = 0;
90
91             coeff_Pointer <= 0;
92             temp_Pointer <= 0;
93             nxt_Pointer <= 1;
94
95             previous_Value[21] <= 0;
96             previous_Value[20] <= 0;
97             previous_Value[19] <= 0;
98             previous_Value[18] <= 0;
99             previous_Value[17] <= 0;
100            previous_Value[16] <= 0;
101            previous_Value[15] <= 0;
102            previous_Value[14] <= 0;
103            previous_Value[13] <= 0;
104            previous_Value[12] <= 0;
105            previous_Value[11] <= 0;
106            previous_Value[10] <= 0;
107            previous_Value[9] <= 0;
108            previous_Value[8] <= 0;
109            previous_Value[7] <= 0;
110            previous_Value[6] <= 0;
111            previous_Value[5] <= 0;
112            previous_Value[4] <= 0;
113            previous_Value[3] <= 0;
114            previous_Value[2] <= 0;
115            previous_Value[1] <= 0;
116            previous_Value[0] <= 0;
117
118            Out_Filtered <= 0;
119            full_flag <= 0;
120
121        end
122    else
123        begin
124            // Shift every value to the next register place
125            previous_Value[21] <= previous_Value[20];
126            previous_Value[20] <= previous_Value[19];
127            previous_Value[19] <= previous_Value[18];
128            previous_Value[18] <= previous_Value[17];
129            previous_Value[17] <= previous_Value[16];
130            previous_Value[16] <= previous_Value[15];
131            previous_Value[15] <= previous_Value[14];
132            previous_Value[14] <= previous_Value[13];
133            previous_Value[13] <= previous_Value[12];
134            previous_Value[12] <= previous_Value[11];
135            previous_Value[11] <= previous_Value[10];
136            previous_Value[10] <= previous_Value[9];
137            previous_Value[9] <= previous_Value[8];
138            previous_Value[8] <= previous_Value[7];
139            previous_Value[7] <= previous_Value[6];
140            previous_Value[6] <= previous_Value[5];
141            previous_Value[5] <= previous_Value[4];
142            previous_Value[4] <= previous_Value[3];
143            previous_Value[3] <= previous_Value[2];
144            previous_Value[2] <= previous_Value[1];
145            previous_Value[1] <= previous_Value[0];
146            previous_Value[0] <= ADC_Value;
147
148            Out_Filtered <= accu;
149            accu = 0;
150
151            full_flag <= 0;
152            flag_CLK_Filter <= 1;
153
154            if (!full_flag)

```

```

158 begin
160     coeff_Pointer <= 0;
162     temp_Pointer <= 0;
164     nxt_Pointer <= 1;
166 end
168
164 if(full_flag)
166 begin
168     // increase all Pointer
170
172     if(temp_Pointer == 21)
174     begin
176         temp_Pointer <= 0;
178         coeff_Pointer <= 1;
180         nxt_Pointer <= 2;
182     end
184
186     else if(temp_Pointer == 20)
188     begin
190         temp_Pointer <= temp_Pointer + 1;
192         coeff_Pointer <= 0;
194         nxt_Pointer <= 1;
196     end
198
200     else
202     begin
204         temp_Pointer <= temp_Pointer + 1;
206         coeff_Pointer <= temp_Pointer+1;
208         nxt_Pointer <= temp_Pointer + 2;
210     end
212 end
214
216 // Set flags
218
220 end
222 endmodule

```

FIR Filter Testbench

```

1 'timescale 1us / 1us
2
3 module Filter_tst;
4
5 // Inputs
6 reg CLK_Filter;
7 reg rst_n;
8 reg [7:0] RED_ADC_Value;
9
10 // Outputs
11 wire [19:0] Out_RED_Filtered;
12
13 // Instantiate the Unit Under Test (UUT)
14 FIR_Filter_RED dut_red (
15     .CLK_Filter(CLK_Filter),
16     .rst_n(rst_n),
17     .ADC_Value(RED_ADC_Value),
18     .Out_RED_Filtered(Out_RED_Filtered)
19 );
20
21 FIR_Filter_IR dut_ir (
22     .CLK_Filter(CLK_Filter),
23     .rst_n(rst_n),
24     .ADC_Value(IR_ADC_Value),
25     .Out_IR_Filtered(Out_IR_Filtered)
26 );
27
28
29 initial begin
30     // Initialize Inputs
31
32
33
34     CLK_Filter = 0;

```

```
rst_n = 0;
36 RED_ADC_Value = 0;
   #1000;
38
rst_n = 1;
40 #800;

rst_n = 0;
42 RED_ADC_Value = 8'd5;
   #1000;
44 RED_ADC_Value = 8'd10;
   #1000;
46 RED_ADC_Value = 8'd12;
   #1000;
48 RED_ADC_Value = 8'd15;
   #1000;
50 RED_ADC_Value = 8'd16;
   #1000;
52

54 #100000 $stop;

56
end
58 always begin #500 CLK_Filter=~CLK_Filter; end
endmodule
```