Evaluation Board Reference Manual

for EVB001 rev 0.1.1 with G144A12 chips

The GreenArrays EVB001 Evaluation Board is a versatile and powerful application development platform for the GA144-1.20 chips. As such it has many configuration options. The current Printed Circuit Board (PCB) revision shown on the silkscreen is 0.1.1, and it is currently shipped with a starter eForth that may be booted from flash.

Please familiarize yourself with this information before using the Eval Board so that you will be aware of the many configuration options available to you.

In addition, please download and read the other relevant documentation such as the Programmers' Reference for the F18 computers (DB001), the G144A12 Chip Data Book (DB002), and the User's Manuals for arrayForth™, eForth, polyFORTH®, and other Application Notes as appropriate. The current editions of all GreenArrays documents, including this one, may be found on our website at http://www.greenarraychips.com.

It is always advisable to ensure that you are using the latest documents before starting work.

Contents

1.	Introduction	4
1.1	Related Documents	
1.2	Status of Data Given	4
1.3	Documentation Conventions	4
1.3.1	Numbers	4
1.3.2	Node coordinates	4
1.3.3	Register names	4
1.3.4	Bit Numbering	4
2.	Basic Architecture	5
2.1	Highlights	5
2.2	Simplified Block Diagram	6
2.3	Header Orientation	
2.4	Board Floorplan	
2.5	Software Support	7
3.	Power Configuration	8
3.1	Main 1.8v Bus	8
3.2	External DC Supplies	8
3. <i>3</i>	Power Selection and Measurement	
3.4	Other Available Voltages	
4.	USB Interfaces	9
4.1	Interface Devices	9
4.2	Jumpers and Connections	9
4.3	Flash Configuration	9
5.	Host Chip	10
5.1	Reset Control	
5.2	Serial Interfaces	10
5.3	SPI Bus and Devices	
5.3.1	SPI Flash and Booting	11
5.3.2	MMC Card Mass Storage	11
5.3.3	Enabling MMC Card Selection	
5.3.4	Connecting MMC Power and Signals to SD Socket	12
5.4	SRAM	
5. <i>5</i>	Connections to Target	
5. <i>6</i>	Summary of Host Pin Usage	12
5.6.1	Committed by Layout	
5.6.2	Uncommitted	
5.6.3	Conditionally Available	

6.	Target Chip	13
6.1	Reset Control	13
6.2	Serial Interface	13
6.3	Host Chip Communications	13
7.	Prototyping Area	14
7.1	Plated-through Hole Grid	14
7.2	Power, Ground and Signals	14
7.3	Convenience Circuits	14
7.4	Optional Connector Hole Patterns	15
7.4.1	DB9 Connectors	15
7.4.2	General-Purpose LEDs	15
7.4.3	VGA Connector	15
7.4.4	USB Connector	15
7.4.5	RJ48 Connector	15
7.4.6	Audio Connectors	15
7.4.7	SMA RF Connectors	15
7.5	Optional use of SD socket	16
7.6	Expanding the Prototyping Area	16
8.	Physical Documentation	17
8.1	Bill of Materials	17
8.2	GA144 Signal map	18
8.2.1	Host Chip	18
8.2.2	Target Chip	20
8.3	Connector Pinouts	22
8.3.1	Power Control Section	22
8.3.2	USB Serial Interfaces	22
8.3.3	Host Chip	23
8.3.4	Target Chip	23
8.3.5	Prototyping Area	24
8.4	Errata	26
8.5	Schematics and Layout	26
9.	Data Book Revision History	35

1. Introduction

This is the primary reference manual for the EVB001 Evaluation Board. With two GreenArrays G144A12 chips, peripherals sufficient for a complete software and hardware development environment, and a large prototyping area, this highly configurable board is intended to serve both engineers and programmers well in evaluating our chips in all stages of application development.

Initially shipped with eForth in flash, this board is field upgradable with additional system software, such as polyFORTH®. In addition, our Application Notes will use this board as their default platform so that our customers may make immediate use of the hardware and software solutions published in those exercises.

1.1 Related Documents

This book describes an application of GreenArray chips, in particular the GA144. In the interest of avoiding needless and often confusing redundancy, it is designed to be used in combination with other documents.

The general characteristics and programming details for the F18A computers and I/O used in the GA144 are described in a separate document; please refer to F18A Technology Reference. The boot protocols supported by the chip are detailed in Boot Protocols for GreenArrays Chips. The configuration and electrical characteristics of the chip are documented in G144A12 Chip Reference. The current editions of these, along with many other relevant documents and application notes as well as the current edition of this document, may be found on our website at http://www.greenarraychips.com. It is always advisable to ensure that you are using the latest documents before starting work.

1.2 Status of Data Given

The data given herein are *Production*, reflecting board revision 0.1.1.

1.3 Documentation Conventions

1.3.1 Numbers

Numbers are written in decimal unless otherwise indicated. Hexadecimal values are indicated by explicitly writing "hex" or by preceding the number with the lowercase letter "x". In colorForth coding examples, hexadecimal values are italicized and darkened.

1.3.2 Node coordinates

Each GreenArrays chip is a rectangular array of **nodes**, each of which is an F18 computer. By convention these arrays are represented as seen from the top of the silicon die, which is normally the top of the chip package, oriented such that pin 1 is in the upper left corner. Within the array, each node is identified by a three or four digit number denoting its Cartesian coordinates within the array as *yxx* or *yyxx* with the lower left corner node always being designated as node 000. Thus, for a GA144 chip whose computers are configured in an array of 18 columns and 8 rows, the numbers of the nodes in the lower right, upper left, and upper right corners are 017, 700, and 717 respectively.

1.3.3 Register names


Register names in prose may be used with or without the word "register" and are usually shown in a bold font and capitalized where necessary to avoid ambiguity, such as for example the registers **T S R I A B** and **IO** or **io**.

1.3.4 Bit Numbering

Binary numbers are represented as a horizontal row of bits, numbered consecutively right to left in ascending significance with the least significant bit numbered zero. Thus bit n has the binary value 2^n . The notation P9 means bit 9 of register **P**, whose binary value is x200, and T17 means the sign (high order) bit of 18-bit register **T**.

2. Basic Architecture

The purpose of this board is to facilitate evaluation and application prototyping using GreenArrays chips. Because no single I/O complement would be suitable for all likely uses, this board has two GA144 chips: One (called "Host") configured with sufficient I/O for intensive software development, and the other (called "Target") with as little I/O committed as possible so that pure, dedicated applications may be prototyped.



2.1 Highlights

Three FTDI USB to serial chips provide high speed (960 kBaud) communications for interactive software development and general-purpose host communications.

An onboard switching regulator takes power from the USB connectors and/or a conventional "wall wart" power supply. Whichever of these is offering the highest voltage is used by the regulator.

A barrier strip provides for connection of bench power supplies. Each of the power buses of the two GA144 chips may selectively be run from external power in lieu of the onboard regulator, allowing you to run either chip from any desired V_{DD} voltage and also facilitating current measurements.


The Host chip is supplied with an SPI boot flash holding 1 MByte of nonvolatile data, an external SRAM with 1 MWord (2 MBytes) of memory; and may optionally use a dual voltage MMC card such as the 2 Gigabyte unit we have selected for in-house use. These memory resources may be used in conjunction with Virtual Machines such as eForth and polyFORTH, or for direct use by your own F18 code.

The Target chip is committed to as few I/O connections as possible. The sources for its reset signal are fully configurable, and with the exception of a SERDES line connecting it with the Host chip, all other communications (two 2-wire serial interfaces) may be disconnected so that the chip is fully isolated and thus all practical I/O is available for any desired use.

Roughly half the board is prototyping area, mainly populated with a grid of plated through holes on 0.1 inch centers. By soldering suitable headers to this grid, you can provide for expansion using various prototyping fixtures such as those made by SchmartBoard. The grid is intentionally large enough to support an 8- or 16-bit PC-104 socket.

The periphery of the prototyping area is provided with hole patterns for many popular connectors, and there are six 8-bit bidirectional level shifters for interfacing with external circuits that may not run on 1.8v. In addition, one 1.8v 2-input OR and three NANDs are available for use in external circuitry.


2.2 Simplified Block Diagram



As delivered, Host chip boots a Virtual Machine such as eForth or polyFORTH from flash and talks to terminal on RS232 port B. Ports A and C are available for IDE operations on Host and Target chips. Target may be fully isolated from Host with the exception of the SERDES connection. Other software options including other Virtual Machines besides eForth will be available for field upgrade.


2.3 Header Orientation

For all single-row headers or hole patterns, pin 1 is at the left as viewed from the top side of the board with USB connectors in the upper left corner; for single column patterns, pin 1 is at the top. For headers with 2 pin short dimensions, pin 1 will be in the lower left corner for horizontally oriented patterns and in the upper left corner for vertical patterns. In the special case of 2x2 patterns, pin 1 is always in the upper left corner. The following diagrams illustrate these orientation conventions and pin numbering:



2.4 Board Floorplan

This overhead image of the evaluation board shows the spatial relationships among the subdivisions that are discussed in the following sections.



2.5 Software Support

This board is supported by four major classes of software:

- 1. *arrayForth* is presently the principal tool for creation of native code, or microcode, to run directly on the F18 computers in our chips. Included are compilers, simulators, an Interactive Development Environment (IDE), and boot stream generator. arrayForth maintains F18 source code in *colorForth* notation. The arrayForth system itself is written in and runs on colorForth, which may be run on a wide variety of platforms.
- 2. Virtual Machines running in clusters of F18 nodes support high level programming environments whose natures imply external memory resources. Examples are eForth and polyFORTH. These environments may interact with microcode running in the rest of the chip, supervising their high performance activities. Some environments may also support development of native F18 code as a supplement or complement to arrayForth.
- 3. *Host platform applications*, such as enhanced terminal emulators, may be supplied with the virtual machines or other applications that use them.
- 4. **Applications provided for this board** will include source code for arrayForth and/or for specific Virtual Machines, and often hardware configuration or modification instructions, as appropriate.

Software options for GreenArrays chips and boards are continually being developed, and may be obtained from our website.

3. Power Configuration

You must ensure there is enough power for the intended use of the board. Minimal USB (80% of 440 mW) is sufficient for eForth or polyFORTH and many typical projects, but power requirements can exceed 400 mW for $V_{DD}C$ (core power) if enough F18A computers are



busy simultaneously, and likewise $V_{DD}I$ (I/O power) can be greater than this depending on what you connect to the chips. Several power sources are available in the upper left corner of the board.

3.1 Main 1.8v Bus

Primary 1.8v power is supplied by an onboard fixed voltage regulator fed by an optional "wall wart" (type N plug, positive center conductor, voltage at the J2 connector 3.6 to 19.5VDC with recommended minimum of 4.0V) and up to three USB connectors. Each source is diode protected from the others so whichever one is supplying the highest voltage will be the one that is used at any given time; these diodes have an internal drop of 200 to 300 mV. Each USB connector communicates with a USB host using an FTDI chip. The power available from each USB connection varies from a minimum of 100 mA at 4.4V to the maximum of 500 mA at 5V; the FTDI chips are configured to request permission to use the maximum to improve flexibility. An efficient (≈78%) switching regulator produces a maximum of 2A at 1.8V for the logic circuitry on the board. If this full rated power is needed, a "wall wart" capable of delivering 4.5 to 5 watts will be required (efficiency varies with voltage.)

The main 1.8v bus is used to power our side of the FTDI chips, the SPI flash, the Host chip's external SRAM, and the two logic chips used in SPI bus multiplexing. This bus is also the default source of $V_{DD}C$, $V_{DD}I$ and $V_{DD}A$ for the Host and Target chips. Finally it is available to power the SD/MMC socket, the level shifter chips, and is routed for easy availability in the prototyping area.

3.2 External DC Supplies

Barrier strip J1 provides for connecting up to five independent external power sources to this board, three of which are free for your use and wiring at J4, J5 and J6, while two have defined uses. Pin 1 may be used as an alternate source for any of the Target chip's V_{DD} buses. Pin 3 may be used as an alternate source for the Host chip's V_{DD} C and/or its V_{DD} I and V_{DD} A. This facilitates operating either or both of the chips at any desired supply voltage. It also provides for applications that require more than 2A of 1.8v.



3.3 Power Selection and Measurement

Five 3-pin headers allow selection of either the main 1.8v bus or an external supply as shown in this table:

Header	Chip	Bus	Pins 1-2 connected	Pins 2-3 connected
J10	Host	$V_{DD}C$	I1 nin 2	
J11	Host	V _{DD} I/A	J1 pin 3	
J14		$V_{DD}C$		Main 1.8v Bus
J15	Target	$V_{DD}I$	J1 pin 1	
J16		$V_{DD}A$		



Current may be measured by inserting a shunt or other type ammeter across the desired pair of pins. Some combinations of current and shunt resistance will require use of an adjustable external power supply to give the desired voltage on the chip side of the shunt. The jumpers provided are rated at 3A with max resistance of $20 \text{ m}\Omega$.

3.4 Other Available Voltages

An unregulated V_{CC} is input to the onboard switching regulator. No contact is provided because the voltage is not controlled. Each FTDI chip that is connected to a USB host can provide up to 50 mA of 3.3v, made available on J7, J12 and J19 for ports A, B and C respectively.

4. USB Interfaces

Three USB device interfaces provide for high speed communications with the GA144 chips. To a host computer each of these normally appears as an asynchronous serial (COM) port. Although each has a specific planned use on this board, their configuration is highly flexible.


4.1 Interface Devices

The devices provided are FT232R chips made by Future Technology Devices International, Ltd. (FTDI). As USB to serial UART devices, their USB side is powered by V_{CC} from the USB host while the side which talks to our chips is powered by the main 1.8v bus regulated on the board. Because the FTDI chips communicate with the GA144s directly using 1.8v CMOS, signals are crisp enough that each interface can run at an effective speed of 921,600 baud.

4.2 Jumpers and Connections

Transmit and receive lines are routed to the Host and Target GA144 chips as described in later sections. Request to Send (RTS) signals from ports A and C are available for chip reset purposes. RTS from port B is available at plated through hole J24.

Each FTDI chip is configured to drive transmit and receive activity LEDs D2, D4, D7, D9, D10 and D11 respectively. The remaining three configurable outputs, and the DTR signal, are available at hole patterns J8, J13 and J17 for ports A, B and C respectively. By default two of these outputs are configured with clock signals that may be used for time base purposes.



Each FTDI chip develops 3.3v for internal use. Plated through holes J7, J12 and J19 provide access to this supply from ports A, B and C respectively; up to 50 mA may be drawn from each of these for your circuitry if needed.

4.3 Flash Configuration

We configure the FTDI FT232RQ chips before shipping the boards by setting the polarities of TXD, RXD and RTS- lines correctly and by selecting our default outputs for the five CBUS lines as follows: CBUSO and 1 are incoming and outgoing activity LED drivers respectively. CBUS2 and 3 are driven with clock frequencies generated by the FTDI chips. CBUS4 is also driven with the incoming activity signal as a work-around for one of the rev 0.1.1 board errata.


FTDI	Signal Location			Definition	
Signal	Port A	Port B	Port C	Definition	
CBUSO-	(LED)	(LED)	(LED)	Driven low to indicate inbound ("TX") line activity.	
CBUS1-	(LED)	(LED)	(LED)	Driven low to indicate outbound ("RX") line activity.	
CBUS2-	J8.1	J13.1	J17.1	Clock output, 6 MHz.	
CBUS3-	J8.2	J13.2	J17.2	Clock output, 48 MHz.	
CBUS4-	J8.3	J13.3	J17.3	Driven low to indicate inbound ("TX") line activity.	
DTR-	J8.4	J13.4	J17.4	Data terminal ready. Default state and polarity depend on	
DIK-	Jo.4	J15.4	J17.4	J1/.4	driver software and configuration.

The FTDI chips are specially configured for their use on this board. Excellent documentation as well as configuration utilities and drivers are available from the manufacturer at http://www.ftdichip.com/. Template files are included in the software distribution. Please contact us before changing the configuration of your FTDI chips.

5. Host Chip

The Host chip, designated chip 0 on some of the design documentation, is by default configured as a development system including hardware and software support for a high level language such as eForth or polyFORTH. The photo to the right shows the section of the board housing this powerful system including 144 F18 computers, two USB serial ports, 1 Megaword (2 MBytes) of external SRAM, 8 megabits (1 Mbyte) of bootable SPI flash, and optional provision for using a dual voltage MMC card as onboard mass storage. All connections make use of software defined I/O with minimal or no external circuitry. For example, U9 and U10 are included only to facilitate selection of multiple SPI devices.

Most host pins, other than those used to control SRAM, are available at jumper stakes or hole patterns such as J21 and J27. Several probe points are provided: WE-, CE-, A00 and D00 show SRAM timing; SS, SCK, DO and DI show signals at the SPI flash chip.





5.1 Reset Control

The board has two circuits to generate power-on and pushbutton reset signals, one each for the Host and Target chips. For the Host, this signal terminates at jumper block J20 along with the RTS signal from USB port A (normally used for IDE operations on the Host.) By setting jumpers appropriately, the Host chip may be reset by either, both, or neither of these signals according to the following table:

J20 pins	Reset Source
None	User provided inputs on pins 1 or 2
1-3	USB port A RTS signal
2-4	Host chip reset circuit / button
1-3 & 2-4	Reset circuit / button or USB port A RTS



J20 Pins				
1	2			
3	4			

5.2 Serial Interfaces

USB port A is intended, by default, to be used for programming of the Host chip using the arrayForth Interactive Development Environment (IDE). Transmit and receive lines may be connected to async boot node 708 by insertion of jumpers in J23. Reset from port A may be connected as shown above. Port B is primarily intended to be used for a serial interface to the eForth or polyFORTH system; it too may be connected to nodes 100 and 200 by insertion of jumpers in J23. The mapping in J23 is as follows:

Signal	USB port	-	23 ns	Host pins	USB port	J2 pi	23 ns	Host pins	USB port	J2 pi	23 ns	Target pins
Rx to chip		1	2	708.17		5	6	200.17		9	10	708.17
Tx from chip	А	3	4	708.1	В	7	8	100.17	С	11	12	708.1



5.3 SPI Bus and Devices

Node 705 of the host chip is equipped with ROM capable of booting from an external flash memory using the 4-wire SPI interface. Using jumper options, node 705 may be configured to boot from the onboard flash chip. It may also be configured to selectively use other SPI devices under control of node 600 and/or external logic you provide. One option that is explicitly supported is selection of either the SPI flash or a 1.8v MMC card in the SD card socket provided with the board, under program control. Jumpers may also be used to completely disconnect node 705 from any of these things so its four pins are free for other application use.

5.3.1 SPI Flash and Booting

Jumper block J25 controls SPI flash chip reset and booting options according to the following table:

-		
J25 pins	J26 pins	Configuration
Don't	IN	Pulls Node 705 pin high. Node 705 does not
Care		attempt boot nor does it drive any of its pins.
Don't		Node 705 attempts reading flash and if validity
Care	OUT	checks pass it processes boot frame(s) from that
Care		device.
	Don't	Flash chip is held in reset; all its pins are at high
1-2	Care	impedance so that node 705's pins are available
	Care	for other use.
	Don't	Flash chip is reset by the Host chip's reset
2-3	Care	circuit/button and, if both J20 jumpers are
	Care	inserted, by USB port A RTS.



J25	J26
1	
2	1
3	2

Evaluation boards are shipped with a high-level virtual machine set to boot from flash. New software is initially loaded into flash using the arrayForth IDE; the procedure for doing this requires use of J26.

For other uses of the flash by software packages such as eForth and polyFORTH, and for software installation procedures, see the documentation for each software package..

For low-level application use, see arrayForth source code and application notes.

5.3.2 MMC Card Mass Storage

The SD card socket also accepts MMC cards, and because dual voltage MMC cards support 1.8v VDD and signaling logic levels, such cards may be directly controlled by the GA144. polyFORTH is configured by default to make use of such an MMC card as mass storage, and the board's jumpers are set by default to enable this. The MMC card may be used for backup, data logging, and transport of code or data between evaluation boards or other computers.

5.3.3 Enabling MMC Card Selection

Two jumper blocks configure simple external circuitry for selecting between multiple SPI devices on the 4-wire bus controlled by node 705. The standard configurations are as follow:

J39	J3	37	
1	1	2	
2	3	4	
3			

J39 pins	J37 pins	Configuration
2-3	1-2, 3-4	SPI Flash is always selected. Node 600 unused.
1-2	1-2, 3-4	Node 600 selects SPI flash when its pin is low (reset condition), or MMC card when the pin is high.



5.3.4 Connecting MMC Power and Signals to SD Socket

The selection logic described in section 5.3.3 drives signals that terminate in J40 near the SD card socket, along with 1.8v for V_{DD} on MMC cards. To configure the SD socket to use these signals and power a dual voltage MMC card, install five jumpers between each pin of J40 and the corresponding pin of J38.

5.4 SRAM

The external SRAM may be used with the virtual machines supporting high level languages, in which SRAM control software is inherently present, or it may be



used directly by F18 applications. In the latter case, one option is to employ the SRAM control cluster (four nodes) supplied with arrayForth. Alternatively you may write your own. No optioning nor interface circuitry is needed; probe points are provided to facilitate I/O software development.

5.5 Connections to Target

Host SERDES node 701 is hardwired to Target node 001 with probe points. This connection may be used for programming or otherwise communicating with the Target, to evaluate the SERDES, and to explore and develop protocols.

Host node 500 drives a signal that connects to the jumper block as one source of reset signal for the Target chip.

Host node 300 may be connected to Target node 300; this allows the Host to boot the Target using 2-wire synchronous protocol.

5.6 Summary of Host Pin Usage

Although many Host pins are committed to SRAM control, a good number remain available for application use.

5.6.1 Committed by Layout

All 40 pins of nodes 7, 8 and 9 are committed to SRAM control. Only four of these lines are available for probing. SERDES lines from node 701 are committed to Target communication.

5.6.2 Uncommitted

All ten Analog I/O pins are uncommitted, as are the GPIO pins of nodes 217, 317, 417, 517 and 715. These 15 pins are available on hole patterns J21 and J27.



Node 001.1 and .17 (SERDES data and clock) are available at SMA patterns J74 and J75 respectively.

5.6.3 Conditionally Available

Nodes 100 and 200 are committed only if eForth or polyFORTH is used; otherwise their GPIO pins are available. *All of the pins in this section are accessible at plated through holes or at jumper blocks.*

Node 300 has two GPIO pins which are available unless you require them for Target communication.

Node 500 has one GPIO pin that's available unless you need to use it for Target reset.

Node 600 has one GPIO pin that's available if you are not using the MMC card option.


Node 705 has four GPIO pins that are committed for SPI bus control, but if that is not needed the SPI chips can be disabled and all four pins are available. (Pin 17 must still be pulled high if you wish to prevent boot validity check when the chip is reset.)

Node 708 is normally used for arrayForth IDE but if not required these are available for asynchronous boot or any other desired use.

6. Target Chip

The Target chip, designated chip 1 on some of the design documentation, is configured in such a way that it may be booted and debugged, but otherwise all of its pins are available for your application. One possible use is as an I/O or computational expander for the Host chip. However the key reason for providing the Target chip on this evaluation board is to address your need to prototype a full application for a dedicated GreenArrays chip without having to lay out a board or disconnect a great deal of evaluation circuitry.

All but seven of the Target I/O pins are completely uncommitted, and are available in hole patterns J30, J31, J32 and J36 as shown in the picture at right. Of those seven, all but two may be disconnected with jumpers to isolate the Target chip for use in a dedicated application prototype.



6.1 Reset Control

Target reset is configured using J22 to the left of the chip. The three pins on the top edge of the header (2, 4 and 6) are connected in parallel to the RESET- pin of the Target chip. The other three pins are connected with reset sources that may be

J22							
2	2 4 6						
1	3	5					

combined as a summing point. Pin 1 is connected to Host chip node 500; pin 3 is connected to USB port C RTS- line (low when RS232 signal would be low); and pin5 is connected to the power-on and pushbutton reset circuit for the Target chip.



6.2 Serial Interface

USB port C is available to be used for programming the Target chip using the arrayForth IDE. Transmit and receive lines may be connected to async boot node 708 by insertion of jumpers 9-10 and 11-12 of J23 located above the J22 reset control jumper, as shown earlier in section 5.2.

6.3 Host Chip Communications

As noted earlier, Host SERDES node 701 is hardwired to target node 001 with probe points as shown to the right.



Host node 300 may be connected with Target node 300 for booting or other communications. This is enabled by inserting jumpers J34 and J35 to the right of the SERDES probe points.

7. Prototyping Area

Half of the evaluation board's area is available for your use in building any desired circuitry. We have made this as flexible as feasible for a broad range of projects. The area is covered with patterns of plated through holes to which you may solder components, connectors, headers and so on as necessary. On the grounds that it is simpler and easier to solder multipin devices onto a board than it is to remove such devices when they are in the way, we supply an assortment of connectors and headers in a separate bag for your use.

GreenArrays expects to use this evaluation board as the primary platform for design exercises that will be published on our website as Application Notes suggesting ways to make good use of this area.

7.1 Plated-through Hole Grid

The large grid of plated through holes, on 0.1" centers, gives almost unlimited flexibility in breadboarding your circuits. The area is compatible

with many common technologies that may be used to attach components, interfaces, or expand the area further by soldering 0.1" headers to the board in suitable patterns. These options will be expanded upon later.



Hole patterns carrying the main 1.8v bus and common ground are available surrounding the prototyping area. Other supply voltages such as 3.3v from the FTDI chips or user supplied voltages from the J1



barrier strip must be hand wired, as must any other signals such as those from GA144 pins.

7.3 Convenience Circuits

For interfacing to devices with signal voltages other than the 1.8v native to the GA144, there are six 8-bit bidirectional level shifter chips in the prototyping area. These are Texas Instruments $\frac{TXB0108}{CE}$ devices in RGY packages and for maximum flexibility none of their pins are connected except ground (pin 11 and die attach paddle.) You may use each of these chips to interface between 1.2 to 3.6v on the A port and 1.65 to 5.5v on the B port by connecting suitable supply voltages to each of the chip's two V_{CC} pins.



In addition, there are four uncommitted 2-input, 1.8v CMOS logic gates available for your use. These are located between the Host chip and the hole grid of the prototyping area. The table below identifies the connections and gate types.

Inp	uts	Output	Gate Type
TP4	TP5	TP11	
TP6	TP7	TP12	2-input NAND
TP8	TP9	TP13	
TP2	TP3	TP10	2-input OR




7.4 Optional Connector Hole Patterns

Unpopulated hole patterns are provided along the edges of the prototyping area for various connectors. Some connectors are supplied with the evaluation board so that you may solder in any that you require.

7.4.1 DB9 Connectors

To interface with RS-232 devices, there are two female DB9 patterns. For your convenience, these are equipped with minimalist RS232 interfaces that may be used with our chips: Data receive and RTS signals are simply connected to GA144 pins through current limiting resistors, while data transmit is done with a pair



of inverting N transistors powered by the Data Terminal Ready (DTR) line from the RS232 device. If these circuits don't do the trick, the components may be desoldered and direct connection made to the DB9 pins. Pins 1 of J54 and J59 are received data going to the GA144, pins 2 are transmit from the GA144, and pins 3 are incoming RTS. The inactive state of each of these RS232 lines is low.

7.4.2 General-Purpose LEDs

Located between the two DB9 patterns are four general-purpose LEDs, which may be turned on by supplying them with 1.8 volts on the geometrically corresponding pin of the adjacent pattern J57.




7.4.3 VGA Connector

A pattern for a female 15-pin D shell provides the means for driving a VGA display directly from the GA144. Terminating resistor networks must be added if the device requires them.



7.4.4 USB Connector

To facilitate development of USB device hardware and software, provision is made for attaching a USB type B receptacle to the prototyping area. Some interface circuitry will probably be needed.



7.4.5 RJ48 Connector

For development of 10baseT and perhaps other Ethernet interfaces, a pattern is provided for an RJ48 receptacle. Like USB, we expect that some minimal interface circuitry will be required as well.




7.4.6 Audio Connectors

For analog audio input/output development, up to three 3.5mm stereo TRS receptacles may be soldered to patterns provided on the prototyping area.



7.4.7 SMA RF Connectors

At higher frequencies, RF connectors are more suitable for carrying signals on and off the evaluation board. Accordingly we provide five hole patterns for mounting SMA connectors, chosen for their small size and ready availability.



7.5 Optional use of SD socket

Although software being prepared for the evaluation board will be capable of taking advantage of a dual voltage MMC card for various purposes, the board layout is versatile enough to allow for development of code to access 3.3v SD cards as well. To take advantage of this capability, you must arrange to supply the SD socket with 3.3v power and construct the circuitry needed to communicate with it using 3.3v logic signals. All nine pins are available at the socket on J33 and J38, including two handhake lines, VDD, all four data lines, card-present and write-protect signals.




7.6 Expanding the Prototyping Area


As suggested above, the grid of holes on 0.1" centers facilitates the installation of female headers into which various expansion devices may be plugged.


Schmartboard™ Products include small boards which can connect various surface mount parts to our prototyping area using 0.1" headers. This is considerably simpler and more likely to succeed than is "dead bugging" SMT components.

As another example, by soldering double row female headers appropriately in the prototyping area, PC-104 boards may be connected to the evaluation board. For example, see WinSystems® Products which include prototyping boards that could simply enlarge the prototyping area, or peripheral boards that could be used with level shifters.



Here is one possible placement of a 16-bit PC-104 connector and two views of a PC-104 board mounted on it:





8. Physical Documentation

This section includes signal tables, schematics and PCB layout artwork.

8.1 Bill of Materials

RefDes	Value	Туре	Pins	Qty	Manufacturer	Supplier	Sup Part No.
C1	22uf-25V	CAP_0805	2	1	SANYO	Caps Plus	25TQC22MV
C4,C13,C20	4.7uf	CAP 0603	2	3		Digi-Key	490-5421-1-ND
C5 (for 0.1.1 layout only)	0.22uf 10% 630v		2	1		Mouser	81-GRM55DR72J224KW0
C6 (for 0.1.1 layout only)	0.47uf 50v 10%	CAP 0805	2	1		Digi-Key	399-3752-1-ND
C7	470pf 5v	CAP 0402	2	1		Digi-Key	PCC471BQCT-ND
C8 (for 0.1.1 layout only)	330pf 1Kv 5%	CAP 0805	2	1		Mouser	598-MC22FF331J-F
C9,C10,C16,C21,C23,C27	10nf	CAP 0402	2	6		Digi-Key	478-1114-1-ND
C15	68uf-16V	CAP 0805	2	1	SANYO	Caps Plus	16TQC68M
C2,C3,C11,C12,C14,C17-	0.1uF	CAP 0402	2		Amer Tech Ceramics		ATC530L104KT16T
C19,C22,C24-C26,C28-C35							
D1,D3,D5,D6,D8		1N3016	2	5	On Semiconductor	Digi-Key	MBRA340T3GOSCT-ND
FB1.FB2.FB3		Ferrite Bead	2	3		Digi-Key	490-5247-1-ND
J1		TERMBLK10	10	1		Digi-Key	ED2616-ND
J2		PJ-002B	3	1		Digi-Key	CP-002BH-ND
J3,J9,J18		USB	6	3	Adam Tech	Mouser	737-USB-B-S-RA
J10,J11,J14-J16,J25,J39		CON3	3		Break up 1x40	Digi-Key	A26513-03-ND
J20,J29,J37		HEADER 2X2	4		Break up 2x40	Digi-Key	A34977-02-ND
J22		HEADER 2X3	6		Break up 2x40	Digi-Key	A34977-03-ND
J26,J34,J35		HEADER 1X2	2		Break up 1x40	Digi-Key	A26513-02-ND
J23		HEADER 2X6	12		Break up 2x40	Digi-Key	A34977-06-ND
J38 plus J40		HEADER 2X5	10		Break up 2x40	Digi-Key	A34977-05-ND
JP1		SD Connector	15		GCT	Newark	69R4862
K1,K2	C1-RST	SWITCH PB	2	1		Digi-Key	P10877S-ND
L1	3.3uH	Inductor	2		COILCRAFT	Coilcraft	MSS1048-332NLC
Q1,Q2	3.3ui i	Dual 50v N-FET	6		Diodes, Inc.	Digi-Key	DMN5L06DMKDICT-ND
R2	15K 10%	RES_0603	2		Panasonic	Digi-Key Digi-Key	P15KGCT-ND
R4	100K	RES 0603	2		Panasonic		P100KGCT-ND
	127K 1%	RES_0603	2			Digi-Key	
R5					Panasonic	Digi-Key	P127KHCT-ND
R7	18.2K 1%	RES_0603	2		Panasonic	Digi-Key	P18.2KHCT-ND
R9	68.1K 10%	RES_0603	2		Panasonic	Digi-Key	P68.1KHCT-ND
R12,R15	10K	RES_0603	2		Panasonic	Digi-Key	P10KGCT-ND
R13,R14,R16,R17	1K	RES_0603	2		Panasonic	Digi-Key	P1.0KGCT-ND
R18,R19,R20,R21,R28,R29	5.1K	RES_0603	2		Panasonic	Digi-Key	P5.1KGCT-ND
R22,R30	470 1/2W	RES_1206	2		Vishay/Dale	Digi-Key	541-470UACT-ND
R23,R31	2.7K 1/4W	RES_0805	2		Panasonic	Digi-Key	P2.7KADCT-ND
U1,U3,U4	USB Serial	FT232RQ	33		FTDI	Digi-Key	768-1008-1-ND
U2	Regulator	LT3480	11		Linear Technology	Digi-Key	LT3480EMSE#PBF-ND
U5,U8	Multicomputer	GA144	89		GreenArrays	GreenArrays	
U6	SRAM	CY62167EV18LL-55	48		Cypress	Avnet	CY62167EV18LL-55BVXI
U7	SPI Flash	SST25WF080	8		Microchip	Microchip	SST25WF080-75-4I-SAF
U9	Quad OR	74LVC32 QFN	12	1		Digi-Key	568-3017-1-ND
U10	Quad NAND	74LVC00 QFN	12	1		Mouser	771-LVC00ABQ115
U11-U16	Octal Levelshift	TXB0108E	20	6	Texas Instruments	Mouser	595-TXB0108RGYR
TOTAL ASSEMBLED				106			
		2pin Jumpers		28	Jameco Valuepro	Jameco	19141
J52,J58		DB9F	9		TE Connectivity	Mouser	571-5747844-4
J71		USB "B" female	6		Adam Tech	Mouser	737-USB-B-S-RA
J69		RJ48 Ethernet	8		TYCO	Digi-Key	A31442-ND
J62,J63,J64		3.5mm Phone Jack	4		KOBICONN	Mouser	161-4033-E
		Clip leads			Circuit Specialists	CircuitSpec	
		USB Cable		1		Monoprice	
		LED green 565nm T1 3/4		5		Jameco	334086
		Res CF 47ohm 1/4w 5%		5		Jameco	690540
		HEADER 2X40		1		Jameco	117197
		HEADER 1X40		1		Jameco	160882
	2GB	MMC DV Flash			Kingston	Price Angels	
	200	וומסוו אם טייאוו		ı	rangaton	i noe Angels	10201
TOTAL IN BAG				50			

8.2 GA144 Signal map

These tables identify header pins or holes at which each chip's signals may be found.

8.2.1 Host Chip

Туре	Name	Pin	Access	Description
	d00	1	D00	
	d01	2		
	d02	3		
	d03	8		
	d04	9		
	d05	10		Bits 0 through 17 of node 007 UP port.
	d06	11		General purpose bidirectional parallel bus.
	d07	12		
SRAM Data	d08	13	None	Bits 0 through 15 are connected to the SRAM BGA and probe access is not
Bus	d09	16		supported except for bit 0 to probe timing. Mapping to SRAM data lines is
	d10	21		randomized for best layout.
	d11	22		
	d12	23		Bits 16 and 17 are pulled down so that they will read as zero.
	d13	24		
	d14	25		
	d15	30		
	d16	31	R14	
	d17	32	R13	
	008.17	33	None	
CDIO	008.5	34		General purpose 4-pin node used for SRAM control (1,3) and high order
GPIO	008.3	35	WE-	address lines (5,17). Pins 1 and 3 are pulled up so that the SRAM is made
	008.1	36	CE-	inactive when chip is reset.
	a17	37		
	a16	38		
	a15	39		
	a14	42		
	a13	43		
	a12	44		
	a11	45		Bits 17 through 0 of node 009 UP port.
	a10	46		General purpose bidirectional parallel bus.
SRAM	a09	53	None	Pits O through 17 are connected to the SDANA DCA and probe access is not
Address Bus	a08	54		Bits 0 through 17 are connected to the SRAM BGA and probe access is not supported except for bit 0 to probe timing. Mapping to the low order 17
	a07	55		SRAM address lines is randomized for best layout. A17 must be mapped
	a06	56		directly so that the layout will accommodate chips with 128k or fewer words.
	a05	57		directly 30 that the layout will accommodate chips with 120k of fewer words.
	a04	58		
	a03	65		
	a02	66		
	a01	67		
	a00	68	A00	

Serues 701.17 26		001.17	27	J75	Node 001 Cloc	ck
SERDES 701.17 86 51.7 Node 701 Data SDERDES boot.	SERDES					→ Δvailable at dedicated SMΔ connector hole natterns
SPRINGES Text Tex						
GPIO 708.17 78 123.2 Rx Input General purpose 2-pin node. ROM supports synchronous ROPIO 708.17 79 123.4 X To Ut Soot. May be connected to USB port A for IDE operations. ROPIO RO	SERDES					·
SPIO 300.1 15 334.1 Sync data May be connected to Target node 300.	0010	300.17	14	J35.1	Sync clock G	eneral purpose 2-pin node. ROM supports synchronous boot.
FPIO	GPIO	300.1	15	J34.1		
708.1 79 15.34 1x Out 1x boot. May be connected to USB port A for IDE operations.	CDIO	708.17	78	J23.2	Rx Input	General purpose 2-pin node. ROM supports asynchronous
Power Pow	GPIO	708.1	79	J23.4	Tx Out	boot. May be connected to USB port A for IDE operations.
Proper Power Pow		705.17	85	DI	Data In	General purpose 4-pin node. Normally used for boot and/or
Analog Total Tot	GPIO		84	DO		read/write on SPI Flash and/or mass storage such as MMC
Power Voc Vo	dilo		81	SS-	Chip Enable-	
GPIO 18 J23.6 Virtual Machines. 601.17 7 J22.1 1-pin GPIO node. May be used to reset the Target chip. 600.17 6 J39.1 1-pin GPIO node. May be used in selecting expanded SPI bus. 317.17 52 J21.5 417.17 59 J21.4 Analog In 709.ao 77 J27.2 Analog Qut 713.ai 73 J27.4 Analog Qut 713.ao 72 J27.5 Analog In 717.ai 69 J27.8 Analog Qut 713.ao 70 J27.7 GPIO 715.17 71 J27.6 General purpose 1-pin node whose pin is shared (read only) by the above analog one and may be used by them for timing or other purposes. Analog Out 617.ai 61 J21.2 Analog node whose I/O is powered by V _{pp} l bus. Analog In 117.ai 48 J21.8 Analog node whose I/O is powered by V _{pp} l bus. Analog In 117.ai 48 J21.8 Analog node whose I/O is powered by V _{pp} l bus. Analog In 117.ai <		705.1	80	SCK		Į.
Solicity Folicy Solicity			20	J23.8	1-pin GPIO no	des. May be connected to USB port B for use with high level
GPIO Fig. 17 Fig. 18 Fig. 19			18			
Fower None	GPIO		7			
Analog In 709-ai 76 127.3 Analog Out 709-ai 76 127.3 Analog In 713-ai 73 127.4 Analog Out 713-ao 72 127.5 Analog In 717-ai 69 127.7 Analog Out 717-ai 69 127.7 Analog Out 717-ai 69 127.7 GPIO 715.17 71 127.6 Analog In 717-ai 69 127.7 Analog In 717-ai 69 127.7 Analog In 617-ai 61 121.2 Analog Out 617-ao 63 121.1 Analog Out 517-17 60 121.3 Analog Out 117-ao 50 121.7 GPIO 217.17 51 121.6 Analog Out 117-ao 50 121.7 GPIO 217.17 51 121.6 GPIO 217.17 51 121.6 Analog Out 117-ao 50 121.7 GPIO 217.17 51 121.6 GPIO 217.17 51 121.2 GPIO 217.17 51 121	GI 10				1-pin GPIO no	de. May be used in selecting expanded SPI bus.
Analog In 709.ab 76 J27.3 Analog Out 709.ab 77 J27.2 Analog In 713.ab 73 J27.4 Analog Out 713.ab 72 J27.5 Analog In 715.17 71 J27.6 GPIO 715.17 71 J27.6 Analog Out 617.ab 61 J21.2 Analog In 617.ab 63 J21.1 Analog Out 617.ab 63 J21.1 GPIO 517.17 60 J21.3 Analog In 117.ab 48 J21.8 Analog Out 117.ab 50 J21.7 Analog In 117.ab 75 J21.6 GPIO 217.17 51 J21.6 GPIO 217.17 51 J21.6 GPIO 217.17 51 J21.6 GPIO 31.7a 48 J21.8 Analog Out 117.ab 75 J21.7 Analog In 117.ab 75 J21.8 Analog Out 117.ab 75 J21.7 GPIO 217.17 51 J21.6 GPIO 217.17 51 J2					1-pin GPIO no	des. Available for application use.
Analog Out		-			2 p 0 0	accompliance for application accompliance
Analog In Analog In Analog Out 713.ai 73 127.4 127.5 127.5 127.5 127.5 127.5 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127.6 127.5 127		1				
Analog Out 713.ao 72 J27.5 Analog In 717.ai 69 J27.8 Analog Out 717.ao 70 J27.7 GPIO 715.17 71 J27.6 General purpose 1-pin node whose pin is shared (read only) by the above analog nodes and may be used by them for timing or other purposes. Analog In 617.ai 61 J21.2 Analog Out 617.ao 63 J21.1 GPIO 517.17 60 J21.3 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Analog In 117.ai 48 J21.8 Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Analog In 117.ai 48 J21.8 Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 117. Input RESET- 88 J20.1 Reset signal, active low. Also pin J20.2. Power V _{DD} L 41 J10.2 Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them. Power V _{DD} L 41 J11.2 III.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 117. Reset signal, active low. Also pin J20.2. For power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them.						
Analog In Analog In Analog Out Analog Out 717.ai 717.ai 69 J27.8 J27.7 Analog Out 717.ao 70 J27.7 General purpose 1-pin node whose pin is shared (read only) by the above analog nodes and may be used by them for timing or other purposes. Analog In Analog In G17.ai 61 J21.2 G17.17 Analog node whose I/O is powered by V _{DD} I bus. Analog Out G17.ao G3 J21.1 Analog In In J2.1 Analog In In In J2.1 Analog In In J2.1 Analog In In In In J2.1 Analog In In In J2.1 Analog In In In In J2.1 Analog In In In In J2.1 Analog In In In In In In In J2.1 Analog In					-	
Analog Out 717.a0 70 J27.7					application us	e.
GPIO 715.17 71 J27.6 General purpose 1-pin node whose pin is shared (read only) by the above analog nodes and may be used by them for timing or other purposes. Analog In 617.ai 61 J21.2 Analog nodes and may be used by them for timing or other purposes. Analog Out 617.ao 63 J21.1 Analog node whose I/O is powered by V _{DD} I bus. Analog In 117.ai 48 J21.8 Analog node whose I/O is powered by V _{DD} I bus. Analog Out 117.ao 50 J21.7 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Analog Out 17.ao 50 J21.7 General purpose 1-pin node whose pin is shared (read only) by Analog 117. Input RESET- 88 J20.1 Reset signal, active low. Also pin J20.2. Power V _{DD} C 117.2 S1 J10.2 Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them. Power V _{DD} C 119.2 S11.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Analog In Analog In 617.ai 61 J21.2 Analog Out 617.ao 63 J21.1 Analog ode whose I/O is powered by V _{DD} I bus. GPIO 517.17 60 J21.3 Analog node whose I/O is powered by V _{DD} I bus. Analog In 117.ai 48 J21.8 Analog Out 117.ao 50 J21.7 Analog Out 117.ao 50 J21.7 Analog PIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Input RESET- 88 J20.1 Reset signal, active low. Also pin J20.2. Power V _{DD} C Analog Node whose I/O is powered by V _{DD} I bus. Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them. Power V _{DD} C V _{DD} C Input I	Analog Out	717.ao	70	J27.7		
Analog Out 617.ao 63 J21.1 GPIO 517.17 60 J21.3 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Analog In 117.ai 48 J21.8 Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 617. Input RESET 88 J20.1 Reset signal, active low. Also pin J20.2. Power VDDC 41 19 28 40 J11.2 Power VDDC 47 40 J11.2 Analog node whose I/O is powered by VDDI bus. Analog node whose I/O is power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617.	GPIO	715.17	71	J27.6		
Power Vod Vo	Analog In	617.ai	61	J21.2	Analog node v	whose I/O is nowared by V. I hus
Analog In 117.ai 48 J21.8 Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 Input RESET- 88 J20.1 Reset signal, active low. Also pin J20.2. Power VDDC 41 Power VDDC 42 Power VDD 44 Power VDD 45 Power VDD 47 Analog node whose I/O is powered by VDD bus. Analog node whose I/O is powered by VDD bus. Analog node whose I/O is powered by VDD bus. Analog node whose I/O is powered by VDD bus. Reset signal, active low. Also pin J20.2. Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them. I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power VDD A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.	Analog Out		63	J21.1	_	
Analog Out 117.ao 50 J21.7 Analog node wnose I/O is powered by V _{DD} I bus. Analog Out 217.17	GPIO	517.17	60		General purpose 1-pin node whose pin is shared (read only) by Analog 617.	
Analog Out 117.ao 50 J21.7 GPIO 217.17 51 J21.6 General purpose 1-pin node whose pin is shared (read only) by Analog 117. Input RESET- 88 J20.1 Reset signal, active low. Also pin J20.2. 5 17 29 41 49 62 75 83 Power VDDI 40 19 28 40 19 28 40 40 47 64 82 Power VDDA 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.					Analog node v	whose I/O is nowered by V _{pp} I bus.
Power V_DDC S					_	
Power V _{DD} C S		-				
Power V _{DD} C 17 29 41 49 62 75 83	Input	RESET-		J20.1	Reset signal, a	ctive low. Also pin J20.2.
Power $V_{DD}C$ $= 41 \ 49 \ 62 \ 75 \ 83$ $= 4 \ 19 \ 28 \ V_{DD}I$ $= 40 \ 40 \ 47 \ 64 \ 82$ $= 10.2$ $= 10.2$ Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them.						
Power VDDC 49 J10.2 Core power bus. Powers F18A computers, and parts of I/O circuitry (such as registers) that are internal to them. Power VDDI 40 J11.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power VDDA 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Power V _{DD} C 49 110.2 registers) that are internal to them. Power V _{DD} I 49 111.2 registers) that are internal to them. I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Power V _{DD} I 4 19 28 1/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.	Power	$V_{DD}C$		J10.2	-	
Power V _{DD} I 4 19 28 111.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.					registers) that	are internal to them.
Power V _{DD} I 4 19 28 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Power V _{DD} I 4 19 28 1/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.				-		
Power V _{DD} I 28 111.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Power V _{DD} I 28 40 411.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.				-		
Power V _{DD} I 40 J11.2 I/O power bus. Powers I/O pads including the parts of the I/O circuitry collocated with the pads. Includes analog pads for nodes 117 and 617. Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.	Power	V _{DD} I		111 2		
64 82 Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.				,11.2	collocated wit	h the pads. Includes analog pads for nodes 117 and 617.
Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.				1		
Power V _{DD} A 74 J11.2 Analog power bus for pads of nodes 709, 713 and 717.						
	Power	V _{DD} A		J11.2	Analog power	bus for pads of nodes 709, 713 and 717.
	Ground	GND	DAP	any gnd		

8.2.2 Target Chip

Туре	Name	Pin	Access	Description
	d00	1	J30.1	
	d01	2	J30.2	
	d02	3	J30.3	
	d03	8	J30.6	
	d04	9	J30.7	
	d05	10	J30.8	
	d06	11	J30.9	
	d07	12	J30.10	Bits 0 through 17 of node 007 UP port.
Bus I/O	d08	13	J30.11	
	d09	16	J30.12	General purpose bidirectional parallel bus, such as external memory data.
	d10	21	J30.15	
	d11	22	J30.16	
	d12	23	J31.1	
	d13 d14	24 25	J31.2	
	d15	30	J31.3 J31.4	
	d16	31	J31.4 J31.5	
	d17	32	J31.6	
	008.17	33	J31.7	
GPIO	008.17	34	J31.7	General purpose 4-pin node.
	008.3	35	J31.9	Might be used for memory or bus control and handshake lines.
	008.1	36	J31.10	
	a17	37	J31.11	
	a16	38	J31.12	
	a15	39	J31.13	
	a14	42	J31.14	
	a13	43	J31.15	
	a12	44	J31.16	
	a11	45	J36.15	
	a10	46	J36.14	Pits 17 through 0 of node 000 LID port
Bus I/O	a09	53	J36.9	Bits 17 through 0 of node 009 UP port.
Bus I/O	a08	54	J36.8	General purpose bidirectional parallel bus, such as external memory address.
	a07	55	J36.7	deneral parpose staticectional parametricus, sacinas external memory addressi
	a06	56	J36.6	
	a05	57	J36.5	
	a04	58	J36.4	
	a03	65	J32.15	
	a02	66	J32.14	
	a01	67	J32.13	
	a00	68	J32.12	Node 201 Clock Connected to Heat well- 704 CERRES Both skins
SERDES	001.17	27	S17	Node 001 Clock Connected to Host node 701 SERDES. Both chips reset to
	001.1 701.17	26 86	S1 J28.2	Node 001 Data SDERDES boot.
SERDES	701.17	87	J28.2 J28.4	Node 701 Clock Node 701 Data Available for experimentation.
GPIO	300.17		J28.4 J35.2	
		14		
	300.1	15	J34.2	Sync data May be connected to Host node 300.

	708.17	70	122.10	Dy Innet	Conord number 2 nin node POM supports as a branch		
GPIO		78	J23.10	Rx Input	General purpose 2-pin node. ROM supports asynchronous		
	708.1	79	J23.12	Tx Out	boot. May be connected to USB port C for IDE operations.		
	705.17	85	J32.1	Data In	General purpose 4-pin node. If 705.17 is low on reset, ROM		
GPIO	705.5	84	J32.2	Data Out	will attempt SPI memory boot using signal assignments		
	705.3	81	J32.3	Chip Enable-	shown, driving signals on 705.5, 3, 1, and will leave these in output mode unless programmed otherwise.		
	705.1	80	J32.4	Clock	output mode diffess programmed otherwise.		
	100.17	20	J30.14				
	200.17	18	J30.13				
GPIO	500.17	7	J30.5	-	ose 1-pin nodes.		
	600.17	6	J30.4	No special RO	M or interconnections.		
	317.17	52	J36.10				
	417.17	59	J36.3				
Analog In	709.ai	76	J32.6	 -			
Analog Out	709.ao	77	J32.5	=			
Analog In	713.ai	73	J32.7	Analog nodes	whose I/O is powered by separate V _{DD} A bus.		
Analog Out	713.ao	72	J32.8	7	misse if a particular of separate value value.		
Analog In	717.ai	69	J32.11				
Analog Out	717.ao	70	J32.10				
GPIO	715.17	71	J32.9	General purpose 1-pin node whose pin is shared (read only) by the above analog nodes and may be used by them for timing or other purposes.			
Analog In	617.ai	61	J36.1	Analog node v	whose I/O is necessed by I/ I has		
Analog Out	617.ao	63	J32.16	Analog node v	Analog node whose I/O is powered by V _{DD} I bus.		
GPIO	517.17	60	J36.2	General purpo	General purpose 1-pin node whose pin is shared (read only) by Analog 617.		
Analog In	117.ai	48	J36.13	Analog nodo y	whose I/O is nowered by V. I hus		
Analog Out	117.ao	50	J36.12	Analog node whose I/O is powered by V _{DD} I bus.			
GPIO	217.17	51	J36.11	General purpo	se 1-pin node whose pin is shared (read only) by Analog 117.		
Input	RESET-	88	J22.2	Reset signal, a	ctive low. Also pins J22.4 and 6.		
		5					
		17					
		29					
Dower	V C	41	11.4.2	Core power bi	us. Powers F18A computers, and parts of I/O circuitry (such as		
Power	$V_{DD}C$	49	J14.2	registers) that	are internal to them.		
		62					
		75					
		83					
		4					
		19					
		28			0 1/0 1 1 1 1 1 1 1/0 1 1		
Power	$V_{DD}I$	40	J15.2		. Powers I/O pads including the parts of the I/O circuitry		
	· DD.	47			h the pads. Includes analog pads for nodes 117 and 617.		
		64	1				
		82	1				
Power	$V_{DD}A$	74	J16.2	Analog power	bus for pads of nodes 709, 713 and 717.		
Ground	GND	DAP	any gnd		nd and heat sink.		

8.3 Connector Pinouts

8.3.1 Power Control Section

External Connector

Pin 1 of J1 is oriented toward the bottom edge of the board and thus is an exception to the rule.

J1	
10	Gnd
9	User supply, J4
8	Gnd
7	User supply, J5
6	Gnd
5	User supply, J6
4	Gnd
3	External Host Pwr
2	Gnd
1	External Target Pwr

Single Pins

J4	User supply, J1.9
J5	User supply, J1.7
J6	User supply, J1.5

Host Power Select

J10	
1	External Host Pwr
2	V _{DD} C to Host
3	Main 1.8v Bus

J11	
1	External Host Pwr
2	V _{DD} I and A to Host
3	Main 1.8v Bus

Target Power Select

J14	
1	External Target Pwr
2	V _{DD} C to Target
3	Main 1.8v Bus

J15	
1	External Target Pwr
2	V _{DD} I to Target
3	Main 1.8v Bus

J16	
1	External Target Pwr
2	V _{DD} A to Target
3	Main 1.8v Bus

8.3.2 USB Serial Interfaces

Port Data Connections to Host and Target

	J2	23	
Incoming from Port A	1	2	Host 708.17
Outgoing to Port A	3	4	Host 708.1
Incoming from Port B	5	6	Host 200.17
Outgoing to Port B	7	8	Host 100.17
Incoming from Port C	9	10	Target 708.17
Outgoing to Port C	11	12	Target 708.1

Port A Access

J8	
1	DTR signal
2	CBUS2
3	CBUS3
4	CBUS4

J7 FTDI 3.3v Pwr

Port B Access

J1	12	FTDI 3.3v Pwr
J2	24	RTS signal

J13	
1	DTR signal
2	CBUS2
3	CBUS3
4	CBUS4

Port C Access

J19	FTDI 3.3v Pwr

J17	
1	DTR signal
2	CBUS2
3	CBUS3
4	CBUS4

8.3.3 Host Chip

Probe Points

CE-	SRAM chip enable from 008.1
WE-	SRAM write enable from 008.3
D00	SRAM data bit
A00	SRAM address bit
SS-	Chip select for SPI Flash chip
SCK	Clock line for SPI bus (selectively
	enabled to the SD socket)
DO	Data out bus from G144 to SPI devices
DI	Data in bus from SPI devices to G144

Reset and Boot

J20

Host RESET pin	1	2	Host RESET pin
USB A RTS signal	3	4	Host reset ckt & J25.3

J25

1	Ground
2	SPI Flash RST- pin
3	Host reset ckt & J20.4

J26

1	Host 705.17
2	1K Pull-up to 1.8v

SPI Bus Expansion

J39

139	
1	Host 600.17
2	FLASHENABLE-
3	Ground

J37

FLASHENABLE-	1	2	2 inputs to NAND. Output				
on SPI bus.	3	4	low enables MMC on SPI bus.				

Uncommitted Host Pins

J21

1	617.ao
2	617.ai
3	517.17
4	417.17
5	317.17
6	217.17
7	117.ao
8	117.ai

J27

1	Ground			
2	709.ao			
3	709.ai			
4	713.ai			
5	713.ao			
6	715.17			
7	717.ao			
8	717.ai			

8.3.4 Target Chip

Probe Points

S17	SERDES Clock between Host and Target
S1	SERDES Data

Reset and Host Communication

J22

Host 500.17	1	2	
USB C RTS signal	3	4	Target RESET- pin
Target reset circuit	5	6	

J35

•••	
1	Host 300.17
2	Target 300.17

J34

J34	
1	Host 300.1
2	Target 300.1

Uncommitted Target Pins

ISU

J3U							
d00	1	2	d01				
d02	3	4	600.17				
500.17	5	6	d03				
d04	7	8	d05				
d06	9	10	d07				
d08	11	12	d09				
200.17	13	14	100.17				
d10	15	16	d11				

J31								
d12	1	2	d13					
d14	3	4	d15					
d16	5	6	d17					
008.17	7	8	008.5					
008.3	9	10	008.1					
a17	11	12	a16					
a15	13	14	a14					
a13	15	16	a12					

J32

705.17	1	2	705.5
705.3	3	4	705.1
709.ao	5	6	709.ai
713.ai	7	8	713.ao
715.17	9	10	717.ao
717.ai	11	12	a00
a01	13	14	a02
a03	15	16	617.ao

136

J50							
617.ai	1	2	517.17				
417.17	3	4	a04				
a05	5	6	a06				
a07	7	8	a08				
a09	9	10	317.17				
217.17	11	12	117.ao				
117.ai	13	14	a10				
a11	15	16	Ground				

J28

G.,,,,,,,,,,,	1	2	701.17 SERDES clock
Ground '	3	4	701.1 SERDES data

8.3.5 Prototyping Area

SD/MMC Socket Signals

SD Socket signals	J38	J40	SPI Bus signals
CLK/SCLK	1	1	SPI CLK MMC
DAT3/CS-	2	2	SPI CS- MMC
CMD/SI	3	3	SPI DO
DAT0/SO	4	4	SPI DI
V_{DD}	5	5	1.8v

J33 SD Socket Signals

100	3B 30 chet 31g irais
1	DAT1
2	DAT2
3	Card Present
4	Write Protect

TI TXB0108 Level Shifterss

Each level shifter is surrounded by this hole pattern:

A2	V _{CC} A	A1	B1	V _{cc} B	B2
А3					В3
A4					B4
A5					B5
A6					В6
Α7	A8	OE	V _{SS}	В8	В7

Convenience Logic

TP4	NAND 1 Input
TP5	NAND 1 Input
TP11	NAND 1 Output
TP6	NAND 2 Input
TP7	NAND 2 Input
TP12	NAND 2 Output
TP8	NAND 3 Input
TP9	NAND 3 Input
TP13	NAND 3 Output
TP2	OR Input
TP3	OR Input
TP10	OR Output

DB9 RS232 site Left (J52)

J54	
1	RX Incoming
2	TX Outgoing
3	RTS Incoming

Note these signals are on chip side of minimal quasi-RS232 transceiver.

General Purpose LEDs

_ J57	
1	V _{DD} for D12
2	V _{DD} for D13
3	V _{DD} for D14
4	V _{DD} for D15

DB9 RS232 site Right (J58)

J59	
1	RX Incoming
2	TX Outgoing
3	RTS Incoming

Note these signals are on chip side of minimal quasi-RS232 transceiver.

VGA site (J70)

J67	
1	RED
2	GREEN
3	BLUE
4	HSYNC
5	VSYNC
6	gnd

USB site (J71)

	J68	
	1	V _{cc}
1	2	D+
	3	D-

RJ48 site (J69)

J66	
1	TX+
2	TX-
3	RX+
4	RX-
5	n/c

Audio site (J62, 63, 64)

	J65	
	1	RING
Γ	2	NC TIP SWITCH
	3	TIP
	4	SLEEVE

J60	
1	RING
2	NC TIP SWITCH
3	TIP
4	SLEEVE

J61	
1	RING
2	NC TIP SWITCH
3	TIP
4	SLEEVE

SMA RF site (J41, 49, 51, 55)

	J48	
	1	J41 Signal
1	2	Gnd

J50	
1	J49 Signal
2	Gnd
J53	

J51 Signal Gnd

J56	
1	J55 Signal
	Gnd

8.4 Errata


Known problems at the time of this writing are as follow:


PCB REV	DESCRIPTION	FIX OR WORK-AROUND
0.1.1	The VGA connector hole pattern J70 is rotated 180	
	degrees. Ground pins are connected	Do not use J70. The pattern and wiring will be
	inappropriately and connector is physically	corrected in the next board revision.
	impractical to use when pointed inward.	
0.1.1	The FTDI transmit and receive LEDs are not	Do not use. Circuit and layout will be corrected in
	populated due to an error in circuit design.	the next board revision.
0.1.1	The general purpose LEDs (see J57) are not	Do not use. Circuit and connectors will be changed
	populated due to an error in circuit design.	in the next board revision.


8.5 Schematics and Layout


The following nine pages may be used to print or view high resolution renderings of these graphics.


Status of artwork: These are production drawings.




















9. Data Book Revision History

REVISION	DESCRIPTION	
110726	Preliminary release with pre-production drawings.	
110926	Upgrade document status to Production reflecting board revision 0.1.1. Added details in Power	
	Configuration section (3). Added table showing FTDI flash configuration (4.3). Corrected Target pin connections to J32 in 8.1.2 and 8.2.4. Clarified jumper table in 8.2.2. Added Errata. Updated schematics	
	and layout to Production. Added Bill of Materials. Various typos.	

GreenArrays Product Data Book DB003 Revised 9/26/11

IMPORTANT NOTICE

GreenArrays Incorporated (GAI) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to GAI's terms and conditions of sale supplied at the time of order acknowledgment.

GAI disclaims any express or implied warranty relating to the sale and/or use of GAI products, including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

GAI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using GAI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

GAI does not warrant or represent that any license, either express or implied, is granted under any GAI patent right, copyright, mask work right, or other GAI intellectual property right relating to any combination, machine, or process in which GAI products or services are used. Information published by GAI regarding third-party products or services does not constitute a license from GAI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from GAI under the patents or other intellectual property of GAI.

Reproduction of GAI information in GAI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. GAI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of GAI products or services with statements different from or beyond the parameters stated by GAI for that product or service voids all express and any implied warranties for the associated GAI product or service and is an unfair and deceptive business practice. GAI is not responsible or liable for any such statements.

GAI products are not authorized for use in safety-critical applications (such as life support) where a failure of the GAI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of GAI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by GAI. Further, Buyers must fully indemnify GAI and its representatives against any damages arising out of the use of GAI products in such safety-critical applications.

GAI products are neither designed nor intended for use in military/aerospace applications or environments unless the GAI products are specifically designated by GAI as military-grade or "enhanced plastic." Only products designated by GAI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of GAI products which GAI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

GAI products are neither designed nor intended for use in automotive applications or environments unless the specific GAI products are designated by GAI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, GAI will not be responsible for any failure to meet such requirements.

The following are trademarks of GreenArrays, Inc., a Nevada Corporation: GreenArrays, GreenArray Chips, arrayForth, and the GreenArrays logo. polyFORTH is a registered trademark of FORTH, Inc. (www.forth.com) and is used by permission. All other trademarks or registered trademarks are the property of their respective owners.

For current information on GreenArrays products and application solutions, see www.GreenArrayChips.com

Mailing Address: GreenArrays, Inc., 774 Mays Blvd #10 PMB 320, Incline Village, Nevada 89451
Printed in the United States of America
Phone (775) 298-4748 fax (775) 548-8547 email Sales@GreenArrayChips.com
Copyright © 2010-2011, GreenArrays, Incorporated

