# Task 4

## David Shmailov, Aviram Lachmani

## May 2021

## Contents

| 1 | Introduction             | 2 |
|---|--------------------------|---|
| 2 | Performance verification | 2 |
| 3 | Hardware Test Case       | 4 |
| 4 | ModelSIM                 | 5 |
| 5 | Conclusions              | 6 |

#### 1 Introduction

In this task we were required to do a digital verification of our design from lab 2, a modulus counter, using an FPGA learning kit and the Quartus software. The assignment is divided into two parts: a synthesis and performance verification and than a hardware verification via the FPGA.

#### 2 Performance verification

Before we could properly measure the maximal frequency this design is able to work, we had to make sure all inputs and outputs are buffered by registers. we found out that although this design is suppose to be sequential, some inputs in our original design are not synthesized in a way that they are buffered by a register. also we had to add an enable line for our design which was not previously required. The following are the changes we made to our design: for every process we added an enable port to its sensitivity list, added the port with an AND gate together with the clock. this made the register to be synthesized with an enable line and not an external AND gate. for example:

```
proc1 : process(clk,rst,enable)
VARIABLE ount : std_logic_vector (n-1 downto 0);
begin
         IF (rst='1')THEN
                         ount:=(others=>'0');
                         countOut<= (others=>'0');
        ELSIF (clk'EVENT AND clk='1' and enable = '1') THEN
                         if (connection=ount)then
                                  countOut<=(others=>'0');
                                  ount:=(others=>'0');
                         ELSE
                                  ount:= ount+addone;
                                  countOut<=ount;</pre>
                         END IF;
        END IF;
end process;
```

another modification we made is wrap our UpperBound input into a D-Flip-Flop with the following process:

the maximum frequency for this design by timing analyzer report is: 237.47 MHz. we have set the limit in the SDC file as required.

The following is an RTL Viewer result of the design. The implementation of our uses only the top level and is not separated into smaller blocks:




Figure 1: RTL view of top




Figure 2: longest critical path of top




Figure 3: Critical path by resource property

## 3 Hardware Test Case

We developed the verification test-bench in the files "Digital\_System" and "Digital\_System\_Top", the design under test is the file "top".




Figure 4: Synthesis of Top and verification test bench



Figure 5: signal tap sampling




Figure 6: resource usage of the Quartus chip

### 4 ModelSIM

Here we will show our simulation analysis from LAB2:




Figure 7: static upperbound test




Figure 8: dynamic upper bound test

### 5 Conclusions

This is the first time we are exposed to post synthesis verification. Up until this point we only could simulate our design, but were not exposed to how it will be synthesized. We learned how things that logically wouldn't change the output of our design, do affect the synthesis of it.

We also noticed that the carry ripple adder that is implicitly implemented in the design is the longest critical path of the system. The carry ripple adder is added because of the way we implemented the clock divider. We learned a convenient way to divide by powers of 2 the clock by connecting the original clock to an adder and using the nth overflow bit to divide the clock by  $2^n$ . the downside of this method is the necessity of an adder, but since this is implemented inside our verification test-bench and not inside the DUT, its ok to make this compromise.