CSE 560 Computer Systems Architecture

Dynamic Scheduling

Slides originally developed by Drew Hilton (IBM) and Milo Martin (University of Pennsylvania)

This Unit: Dynamic Scheduling



- To reduce pipeline stalls
- To increase ILP (insn level parallelism)

Two approaches to scheduling

- · Last Unit:
 - · Static scheduling by the compiler
- This Unit:
 - Dynamic scheduling by the hardware

Scheduling: Compiler or Hardware

Compiler

- + Potentially large scheduling scope (full program)
- + Simple hardware → fast clock, short pipeline, and low power
- Low branch prediction accuracy (profiling?)
- Little information on memory dependences (profiling?)
- Can't dynamically respond to cache misses
- Pain to speculate and recover from mis-speculation (h/w support?)

Hardware

- + High branch prediction accuracy
- + Dynamic information about memory dependences
- + Can respond to cache misses
- + Easy to speculate and recover from mis-speculation
- Finite buffering resources fundamentally limit scheduling scope
- Scheduling machinery adds pipeline stages and consumes power

Can Hardware Overcome These Limits?

- · Dynamically-scheduled processors
 - Also called "out-of-order" processors
 - · Hardware re-schedules insns..
 - · ...within a sliding window of VonNeumann insns
 - As with pipelining and superscalar, ISA unchanged
 - Same hardware/software interface, appearance of in-order
- · Increases scheduling scope
 - Does loop unrolling transparently
 - · Uses branch prediction to "unroll" branches
- Examples: Pentium Pro/II/III (3-wide), Core 2 (4-wide), Alpha 21264 (4-wide), MIPS R10000 (4-wide), Power5 (5-wide)
- · Basic overview of approach

The Problem With In-Order Pipelines

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 addf f0,f1→f2 mulf f2,f3→f2 subf f0,f1→f4 F d* d* D E* E* E* E* W F p* p* D E+ E+ E+ W

- · What's happening in cycle 4?
 - mulf stalls due to data dependence
 - OK, this is a fundamental problem
 - subf stalls due to pipeline hazard
 - Why? subf can't proceed into D because mulf is there
 - That is the only reason, and it isn't a fundamental one
 - Maintaining in-order writes to reg. file (both write £2)
- Why can't **subf** go into D in cycle 4 and E+ in cycle 5?

A Word About Data Hazards

- Real insn sequences pass values via registers/memory
- Three kinds of data dependences (where's the fourth?)

Re	ad-after-write (RAW)	Write-after-read (WAR)	Write-after-write (WAW)		
	True-dependence	Anti-dependence	Output-dependence		
R	add r2,r3 →r1	add r2,r3 → r1	add r2,r3 → r1		
E	sub r1,r4 →r2	sub r5,r4 → r2	sub r1,r4 → r2		
Ġ	or r6,r3 → r1	or r6,r3 → r1	or r6,r3 → r1		
М	st r1 → [r2]	ld[r1] → r2	st r1 → [r2]		
E		st r3 → [r1]	st r3 → [r2]		
М					

- Only one dependence between any two insns (RAW has priority)
- Focus on RAW dependences
- WAR and WAW: less common, just bad naming luck
 - Eliminated by using new register names, (can't rename memory!)

Find the RAW, WAR, and WAW dependences

```
add r1 ← r2, r3
sub r4 ← r1, r5
and r2 \leftarrow r4, r7
xor r10 ← r2, r11
or r12 ← r10, r13
mult r1 ← r10, r13
```



Find the RAW, WAR, and WAW dependences

add r1 ← r2, r3 sub r4 ← r1, r5 and r2 \leftarrow r4, r7 xor r10 ← r2, r11 or r12 ← r10, r13 mult r1 ← r10, r13 RAW dependencies:

- r1 from add to sub
- r2 from and to xor
- r10 from xor to or
- r10 from xor to mult WAR dependencies:
- r2 from add to and
- r1 from sub to mult WAW dependencies:
- r1 from add to mult

Code Example

- · Raw insns: True Dependencies add r2,r3→r1 False Dependencies
 add r2,r3→r1 sub r2,r3 > r3
 mul r2,r3 > r3
 div r1,4 > r1 sub r2,r1→r3 mul r2,r3→r3 div r1,4**→**r1
- "True" (real) & "False" (artificial) dependencies
- · Divide insn independent of subtract and multiply insns
 - · Can execute in parallel with subtract
- · Many registers re-used
 - · Just as in static scheduling, the register names get in
 - · How does the hardware get around this?
- Approach: (step #1) rename registers, (step #2) schedule

Step #1: Register Renaming

- To eliminate register conflicts/hazards
- Architected vs. Physical registers level of indirection
 - Names: r1,r2,r3
 - Locations: p1,p2,p3,p4,p5,p6,p7
 - Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are available

MapTable			FreeList
r1	r2	r3	
p1	p2	p3	p4,p5,p6,p7
p4	p2	p3	p5,p6,p7
p4	p2	p5	p6,p7
p4	p2	p6	p7
p 7	p2	р6	

Original insns Renamed insns add r2,r3,r1 add p2,p3,p4 sub r2,r1,r3 mul r2,r3,r3 sub p2,p4,p5

div r1,4,r1

Renaming: conceptually write each register once + Removes false dependences


Leaves true dependences intact!

When to reuse a physical register? After overwriting insn done

mul p2,p5,p6

div p4,4,p7

Step #2: Dynamic Scheduling add p2,p3,p4 sub p2,p4,p5 mul p2,p5,p6 div p4,4,p7 P2 P3 P4 P5 P6 P7 add p2,p3,p4 Yes Yes sub p2,p4,p5 mul p2,p5,p6 and div p4,4,p7 Instructions fetch/decoded/renamed into Instruction Buffer AKA "instruction window" or "instruction scheduler" Instructions (conceptually) check ready bits every cycle · Execute when ready



REGISTER RENAMING


Register Renaming Algorithm

- Data structures:
 - maptable[architectural_reg] → physical_reg
 - Free list: get/put free register
- Algorithm: at decode for each instruction:


```
insn.phys_input1 =
  maptable[insn.arch_input1]
insn.phys_input2 =
  maptable[insn.arch_input2]
insn.phys_to_free = maptable[arch_output]
new_reg = get_free_phys_reg()
insn.phys_output = new_reg
maptable[arch_output] = new_reg
```


- At "commit"
 - Once all older instructions have committed, free register put_free_phys_reg(insn.phys_to_free)


Renaming example Original insns add r3, r4 \rightarrow r4 sub r5, r2 \rightarrow r3 addi r3, $1 \rightarrow r1$ p1 r1 р6 r2 p2 p7 рЗ p8 p9 r4 p4 r5 р5 p10 Map table Free-list





```
Renaming example
 Original insns
                               Renamed insns
xor r1, r2 → r3
                              xor p1, p2 \rightarrow p6
add r3, r4 \rightarrow r4 sub r5, r2 \rightarrow r3
addi r3, 1 \rightarrow r1
                             p1
                                              рб
                            p2
                                              p7
                      r3
                            р3
                                              p8
                                              р9
                            p4
                       r4
                      r5
                            р5
                                             p10
                     Map table
                                           Free-list
```





























DYNAMIC SCHEDULING

• Un-executed instructions

• Re-order buffer (ROB)

• Issue Queue

Central piece of scheduling logic


· Renamed instructions into ooo structures

Holds all instructions until they commit

• Content Addressable Memory (CAM) (more later)

Dispatch

20





Dispatch Steps


- · Allocate IQ slot
 - Full? Stall
- Read ready bits of inputs
 - Table 1-bit per preg
- Clear ready bit of output in table
 - · Instruction has not produced value yet
- · Write data in IQ slot

32

Dispatch Example xor p1, p2 \rightarrow p6 add p6, p4 \rightarrow p7 sub p5, p2 \rightarrow p8 addi p8, 1 \rightarrow p9 Ready bits р1 у р2 у р3 у Issue Queue р4 у R Inp2 R Dst Age Insn Inp1 р5 у р6 у р7 у р8 у р9 у









xor p1, p2 \rightarrow p6 add p6, p4 \rightarrow p7 sub p5, p2 \rightarrow p8 addi p8, 1 \rightarrow p9

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	У	p2	у	p6	0
add	p6	n	p4	у	p7	1
sub	p5	у	p2	у	р8	2
addi	p8	n		у	р9	3


Ready bits

p1	у	
p2	у	
р3	у	
p4	у	
р5	у	
p6	n	
р7	n	
p8	n	

p9 **n**

Out-of-order pipeline

- · Execution (ooo) stages
- · Select ready instructions
 - Send for execution
- · Wakeup dependents



Dynamic Scheduling/Issue Algorithm

- · Data structures:
 - Ready table[phys_reg] → yes/no (part of issue queue)
- Algorithm at "schedule" stage (prior to read registers): foreach instruction:

if table[insn.phys_input1] == ready &&
 table[insn.phys_input2] == ready then
 insn is "ready"

select the oldest "ready" instruction
 table[insn.phys_output] = ready

Issue = Select + Wakeup

- Select N oldest, ready instructions
 - N=1, "xor"
 - N=2, "xor" and "sub"
 - Note: may have execution resource constraints: *i.e.*, load/store/fp

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	у	p2	у	p6	0
add	p6	n	p4	у	p7	1
sub	p5	у	p2	у	p8	2
addi	p8	n		у	р9	3

Ready!

Ready!

Issue = Select + Wakeup

- Wakeup dependent instructions
 - CAM search for Dst in inputs
 - CAIVI Seal
 Set ready
 - Also update ready-bit table for future instructions

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	у	p2	у	p6	0
add	p6	у	p4	у	p7	1
sub	p5	у	p2	у	p8	2
addi	p8	v		v	р9	3

Ready bits

p1	у
p2	у
р3	у
p4	у
p5	у
p6	у
p7	n
р8	у
р9	n

Issue

- Select/Wakeup one cycle
- Dependents go back to back
 - Next cycle: add/addi are ready:

Insn	Inp1	R	Inp2	R	Dst	Age
add	р6	у	p4	у	р7	1
addi	p8	у		у	р9	3

43

Register Read

- When do instructions read the register file?
- Option #1: after select, right before execute
 (Not done at decode)

 - Read physical register (renamed)
 Or get value via bypassing (based on physical register name)
 This is Pentium 4, MIPS R10k, Alpha 21264 style
- Physical register file may be large
 Multi-cycle read
- Option #2: as part of issue, keep values in Issue Queue
 Pentium Pro, Core 2, Core i7