

Multi-cycle operations

- Multi-cycle ops (load, fp, multiply, etc.)
 - Wakeup deferred a few cycles
 - Structural hazard?
- · Cache misses?
 - Speculative wake-up (assume hit)
 - Cancel exec of dependents
 - · Re-issue later
 - Details: complicated, not important

55

Re-order Buffer (ROB)

- · All instructions in order
- · Two purposes
 - · Misprediction recovery
 - · In-order commit
 - Maintain appearance of in-order execution
 - · Freeing of physical registers

56

RENAMING REVISITED

57


Renaming revisited


- · Overwritten register
 - · Freed at commit
 - · Restore in map table on recovery
 - · Branch mis-prediction recovery
 - · Also must be read at rename


8


Renaming example Original insns xor r1,r2 → r3 add $r3,r4 \rightarrow r4$ sub $r5,r2 \rightarrow r3$ addi $r3,1 \rightarrow r1$ r1 p1 р6 r2 p2 p7 r3 рЗ p8 r4 p4 p9 r5 p5 p10 Map table Free-list


Renaming example Original insns Renamed insns Overwritten Reg $xor r1, r2 \rightarrow r3$ xor p1, p2 → [p3] add $r3,r4 \rightarrow r4$ sub $r5,r2 \rightarrow r3$ addi $r3,1 \rightarrow r1$ p1 р6 p2 p7 r3 p3 р8 r4 p4 p9 r5 р5 p10 Map table Free-list

















ROB


- · ROB entry holds all info for recover/commit
 - · Logical register names
 - · Physical register names
 - · Instruction types
- · Dispatch: insert at tail
 - Full? Stall
- · Commit: remove from head
 - · Not completed? Stall


Recovery


- · Completely remove wrong path instructions
 - Flush from IQ
 - · Remove from ROB
 - · Restore map table to before misprediction
 - · Free destination registers


69

F	Reco	over	у ех	ample)
Original insns		R	enamed	<u>insns</u>	Overwritten Reg
bnz r1 loop xor r1, r2 \rightarrow r3 add r3, r4 \rightarrow r4 sub r5, r2 \rightarrow r3 addi r3, 1 \rightarrow r1		ac su	nz p1, lo or p1, p dd p6, p nb p5, p ddi p8, 1	$p2 \rightarrow p6$ $p4 \rightarrow p7$ $p2 \rightarrow p8$	[p4]
	r1	р9			
	r2	p2			
	r3	p8			
	r4	р7			
	r5	р5		p10	
	Мар	table		Free-list	t
					70









	Recovery	example	
Original insns		amed insns	Overwritten Reg
	r1 p1	p6	
	r2 p2	p7	
	r3 p3	p8	
	r4 p4	p9	
	r5 p5	p10	
	Map table	Free-list	
			75

What about stores

- · Stores: Write D\$, not registers
 - Can we rename memory?
 - · Recover in the cache?

No (at least not easily)

- · Cache writes unrecoverable
- · Stores: only when certain
 - Commit

Commit

Original insns	Renamed insns	Overwritten Reg
xor r1, r2 → r3	xor p1, p2 \rightarrow p6	[p3]
add r3, r4 \rightarrow r4	add p6, p4 \rightarrow p7	[p4]
sub r5, r2 \rightarrow r3	sub p5, p2 \rightarrow p8	[p6]
addi r3, 1 \rightarrow r1	addi p8, 1 \rightarrow p9	[p1]

- At commit: instruction becomes architected state
- In-order
- Only when instructions are finished
- Free overwritten register (why?)

7

Freeing over-written register


Original insns	Renamed insns	Overwritten Reg
$xor r1, r2 \rightarrow r3$ $add r3 r4 \rightarrow r4$ $sub r5, r2 \rightarrow r3$	xor p1, p2 \rightarrow p6 add p6 p4 \rightarrow p7 sub p5, p2 \rightarrow p8	[p3]
add $(r3)$ $r4 \rightarrow r4$	add $(p6)$ $p4 \rightarrow p7$	[p4]
sub r5, r2 \rightarrow r3	sub p5, p2 \rightarrow p8	[p6]
addi r3,1 → r1	addi p8, 1 → p9	[p1]


- Before xor: r3→ p3
- After xor: r3→ p6
 - Insns older than xor reads p3
 - Insns younger than xor read p6 (until next r3-writing instruction)
- At commit of xor, no older instructions exist
 - No one else needs p3 → free it!

Commit Example


Original insns		Re	enamed insns	Overwritten Reg
$xor r1, r2 \rightarrow r3$ $add r3, r4 \rightarrow r4$ $sub r5, r2 \rightarrow r3$ $addi r3, 1 \rightarrow r1$		ad su	or $p1, p2 \rightarrow p6$ id $p6, p4 \rightarrow p7$ ub $p5, p2 \rightarrow p8$ id $p8, 1 \rightarrow p9$	[p3] [p4] [p6] [p1]
	r1	p9	p10	
	r2	p2		
	r3	p8		
	r4	p7		
	r5	р5		
	Мар	table	Free-list	

78






Commit Example						
Original insns	Renamed insns Overwritten Reg					
sub r5,r2 → r3 addi r3,1 → r1	sub p addi p	[p6] [p1]				
	r1 p9 r2 p2 r3 p8 r4 p7 r5 p5	p10 p3 p4 p6				
	Map table	Free-list	82			



Out of order pipeline diagrams

- Standard style: large and cumbersome
- · Change layout slightly
 - Columns = stages (dispatch, issue, etc.)
 - Rows = instructions
 - Content of boxes = cycles
- For our purposes: issue/exec = 1 cycle
 - Ignore preg read latency, etc.
 - Load-use, mul, div, and FP longer



Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2				
add p2, p3 → p4				
xor p4, p5 → p6				
ld [p7] → p8				

2-wide

Infinite ROB, IQ, Pregs Loads: 3 cycles

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1			
add p2, p3 → p4	1			
xor p4, p5 → p6				
ld [p7] → p8				

Cycle 1:

· Dispatch xor and Id

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 → p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2			

Cycle 2:

- · Dispatch xor and Id
- 1st Ld issues -- also note WB cycle while you do this (Note: don't issue if WB ports full)

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 \rightarrow p4	1			
xor p4, p5 → p6	2			
ld [p7] → p8	2	3	6	

Cycle 3:

- · add and xor are not ready
- 2nd load is → issue it

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	
add p2, p3 \rightarrow p4	1	5	6	
xor p4, p5 → p6	2			
ld [p7] → p8	2	2	6	

Cycle 4:

nothing

Cycle 5:

· add can issue

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 → p4	1	5	6	
xor p4, p5 → p6	2	6	7	
ld [p7] → p8	2	3	6	

Cycle 6:

- 1st load can commit (oldest instruction & finished)
- xor can issue

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 \rightarrow p4	1	5	6	7
xor p4, p5 → p6	2	6	7	
ld [p7] → p8	2	3	6	

Cycle 7:

• add can commit (oldest instruction & finished)

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 \rightarrow p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	8

Cycle 8:


• xor and ld can commit (2-wide: can do both at once)

93

Out of order pipeline diagrams

Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 \rightarrow p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	8

Buffer of instructions



HANDLING MEMORY OPS

95

Dynamically Scheduling Memory Ops

- Compilers must schedule memory ops conservatively
- · Options for hardware:
 - · Hold loads until all prior stores execute (conservative)
 - Execute loads as soon as possible, detect violations (aggressive)
 - When a store executes, it checks if any later loads executed too early (to same address). If so, flush pipeline
 - Learn violations over time, selectively reorder (predictive)

Eculti violations over time, s	electively reorder (predictive)
<u>Before</u>	Wrong(?)
ld r2,4(sp)	ld r2,4(sp)
ld r3,8(sp)	ld r3,8(sp)
add r3,r2,r1 //stall	ld r5,0(r8) //does r8==sp?
st r1,0(sp)	add r3,r2,r1
ld r5,0(r8)	ld r6,4(r8) //does r8+4==sp?
ld r6,4(r8)	st r1,0(sp)
sub r5,r6,r4 //stall	sub r5,r6,r4
st r4.8(r8)	st r4,8(r8)

Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

Cycle 3

• Can Id [p7]→p8 execute? (why or why not?)

0.

Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 \rightarrow p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

Aliasing (again)

- p5 == p7 ? p6 == p7 ?

Loads and Stores

Instruction	Disp	Issue	WB	Commit
fdiv p1,p2 → p3	1	2	25	
st p4 → [p5]	1	2	3	
st p3 → [p6]	2			
ld [p7] → p8	2			

Suppose p5 == p7 and p6 != p7

• Can Id [p7] -> p8 execute? (why or why not?)

Memory Forwarding

- Stores write cache at commit
 - · Commit is in-order, delayed by all instructions
 - · Allows stores to be "undone" on branch mis-predictions,
- · Loads read cache
 - · Early execution of loads is critical
- Forwarding
 - Allow store \rightarrow load communication before store commit
 - · Conceptually like reg. bypassing, but different implementation
 - Why? Addresses unknown until execute

Forwarding: Store Queue

Store Queue

- · Holds all in-flight stores
- · CAM: searchable by address
- Age logic: determine youngest matching store older than load

Store execution

- · Write Store Queue
- Address + Data

Load execution

- · Search SQ
- · Match? Forward
- · Read D\$

