




Address Translation Mechanics I • How are addresses translated? • In sw (for now) but with hardware acceleration (a little later) • Each process allocated a page table (PT) • Software data structure constructed by OS • Maps VPs to PPs or to disk (swap) addresses • VP entries empty if page never referenced • Translation is table lookup struct { int ppn; int is_valid, is_dirty, is_swapped; } PTE; struct PTE page_table[NUM_VIRTUAL_PAGES]; int translate(int vpn) { if (page_table[vpn].is_valid) return page_table[vpn].ppn; } Disk(swap)


Page Table Size How big is a page table on the following machine? Given: 32-bit machine 4KB per page 4B page table entries (PTEs) (see struct definition, prev slide) Can determine: 32-bit machine → 32-bit VA → 4GB virtual memory (2³²=4G) 4GB virtual memory / 4KB page size → 1M VPs Each VP needs a PTE: 1M VPs → 1M PTEs 1M PTEs x 4B-per-PTE → 4MB How big would the page table be with 64KB pages? How big would it be for a 64-bit machine? Page tables can get big (see next slide)

Multi-Level Page Table (PT) One way: multi-level page tables • Tree of page tables • Lowest-level tables hold PTEs • Upper-level tables hold pointers to lower-level tables • Different parts of VPN used to index different levels Example: two-level page table for machine on last slide • Compute number of pages needed for lowest-level (PTEs) • 4KB page size / 4B-per-PTE → can hold 1K PTEs per page • 1M PTEs / (1K PTEs/page) → 1K pages • Compute # of pages needed for upper-level (pointers) • 1K lowest-level pages → 1K pointers • 1K pointers x 32-bit VA → 4KB → 1 upper level page










- Most Caches "Physically Addressed"
 - Accessed by physical addresses
 - Allows multiple processes to have blocks in cache at same time
 - Allows multiple processes to share pages
 - Cache doesn't need to be concerned with protection issues
 - Access rights checked as part of address translation
- Perform Address Translation Before Cache Lookup
 - But this could involve a memory access itself (of the PTE)
 - Of course, page table entries can also become cached


Address Translation Mechanics II


- Conceptually
 - Translate VA to PA before every cache access
 - Walk the page table before every load/store/insn-fetch
 - Would be terribly inefficient (even in hardware)
- In reality
 - Translation Lookaside Buffer (TLB): cache translations
 - Only walk page table on TLB miss
- Hardware truisms
 - Functionality problem? Add indirection (e.g., VM)
 - Performance problem? Add cache (e.g., TLB)


21

Speeding up Translation with a TLB • "Translation Lookaside Buffer" (TLB) • Small hw cache in MMU (memory management unit) • Maps virtual page numbers to physical page numbers • Contains complete page table entries for small number of pages TLB Main CPU Cache Lookup Memory hit miss Translation









TLB Organization

- Like caches: TLBs also have ABCs
 - Capacity
 - · Associativity (At least 4-way associative, fully-associative common)
 - What does it mean for a TLB to have a block size of two?
 Two consecutive VPs share a single tag
 - Like caches: there can be L2 TLBs
- ____
- Example: AMD Opteron
 - 32-entry fully-assoc. TLBs, 512-entry 4-way L2 TLB (insn & data)
 - 4KB pages, 48-bit virtual addresses, four-level page table
- Rule of thumb: TLB should "cover" L2 contents
 - In other words: (#PTEs in TLB) * page size ≥ L2 size
 - Why? Consider relative miss latency in each...

37

TLB Misses

- TLB miss: translation not in TLB, but in page table
- Two ways to "fill" it, both relatively fast
- Software-managed TLB: e.g., Alpha, MIPS, ARM
 - Short (~10 insn) OS routine walks page table, updates TLB
 - + Keeps page table format flexible
 - Latency: one or two memory accesses + OS call (pipeline flush)
- Hardware-managed TLB: e.g., x86
 - Page table root in hardware register, hardware "walks" table
 - + Latency: saves cost of OS call (avoids pipeline flush)
 - Page table format is hard-coded
- Trend is towards hardware TLB miss handler

Page Faults

Page fault: PTE not in TLB or page table \rightarrow page not in memory

- Or no valid mapping \rightarrow segmentation fault
- Starts out as a TLB miss, detected by OS/hardware handler

OS software routine:

- Choose a physical page to replace
 - "Working set": refined LRU, tracks active page usage
- If dirty, write to disk
- Read missing page from disk
 - Takes so long (~10ms), OS schedules another task
- Treat like a normal TLB miss from here

39

Summary

- OS virtualizes memory and I/O devices
- Virtual memory
 - "infinite" memory, isolation, protection, inter-process communication
 - Page tables
 - Translation buffers
 - Parallel vs. serial access, interaction with caching
 - Page faults

40