instructions x seconds y cycles cycles instruction

Ins per program:program,compiler,ISA.Seconds per cycle:micro-arch,tech. CPI:program,compiler,ISA,micro\_arch. Include in ISA: instruction set; regs, mem; operating modes. Not in ISA: Op implement, op speed, op power, mem implement, ? cache.

Good ISA: programmability, implementability, compatibility.

#### Certain ISA features make these difficult

- Variable instruction lengths/formats: complicate decoding - Implicit state: complicates dynamic scheduling
- Variable latencies: complicates scheduling
- Difficult to interrupt instructions: complicate many things Example: memory copy instruction

	insns program	cycles	seconds	other
CISC	Ţ	1	1	+ Easy for assembly- level programmers + good code density
RISC	hopefully not too much	ļ	if designed aggressively	+ smart compilers can help with insns/program


Latency: time to finish a fixed task. Throughput: # tasks in fixed time. CPI = CPU time / (clock period \* dynamic isn count)

Amdahl's Law: Make the common case fast.

Reduce Dynamic Power: # transistors  $\downarrow$ , capacitance  $\downarrow$ , volt  $\downarrow$ , freq  $\downarrow$ , activity  $\downarrow$ . Reduce Static Power: # transistors ↓, volt ↓, disable transistors, dual volt, low-leakage. Moore's Effect on Power: reduce power/transistor, increases power density and total power. Use low-leakage transistors reduce both dynamic and static power.

What metric would you use to compare the performance of computers 1. With different ISAs? 2. With the same ISA?

3. With the same ISA and clock speed?



IPC

Dependence: data&control. load&use dependency, add

Variable ins length and format make F&D difficult. Implicit state makes dynamic scheduling difficult. Variable latencies makes scheduling difficult. Control Hazard: 2 cycle penalty.

	1	2	3	4	5	6	7	8	9
mul \$4 0\$3,\$5	F	D	PO	P1	P2	P3	W		
addi \$6 📭 1		F	d*	d*	d*	D	Х	М	w

BHR=NTT

BHR=TTT

	1	2	3	4	5	6	7	8	9
mul \$4 \$3,\$5	F	D	PO	P1	P2	Р3	W		Г
addi \$4 0\$1,1		F	d*	d*	D	X	М	w	
-									
add \$10 0\$4,\$6					F	D	Х	М	W

- · Last unit: pipeline-level parallelism
- Execute one instruction in parallel with decode of next
- Next: instruction-level parallelism (ILP) Execute multiple independent instructions fully in parallel
- Today: multiple issue
   In a few weeks: dynamic scheduling
- Extract much more ILP via out-of-order processing
   Data-level parallelism (DLP)

- Single-instruction, multiple data
   Ex: one instruction, four 16-bit adds (using 64-bit registers)
   Thread-level parallelism (TLP)
   Multiple software threads running on multiple cores

Global BHR captures local pattern for tight loop branches.

N N N N N N N N N N N N

2-way superscalar	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1) →r2	F	D	Х	М	W							
lw 4(r1)→r3	F	D	X	M	W							
lw 8(r1) →r4		F	D	X	M	W						
add r4,r5→r6		F	d*	d*	D	X	M	W				
add r2,r3→r7			F	p*	D	X	M	W				
add r7,r6→r8					F	D	X	M	W			
lw 0(r8)→r9					F	d*	D	X	M	W		

Avoid N^2 Bypass: Clustering, full bypassing within cluster.

Wide Non-Sequential Fetch, compiler can help.

VLIW: + Simpler i\$/branch prediction, + Simpler dependence check logic, - Not compatible across machines of different widths.

Static scheduling by the compiler, dynamic scheduling by the hardware. Utilization: actual performance / peak performance

SAXPY Performance and Utilization 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
F D X M W
F D D d\*\* d\*\* E\*\* E\*\* E\*\* E\*\* E\*\* W
F D D X M W
F D D D S M W
F D D D S M W
F D D D D D X M W
F D D D D D X M W
F D D D D D D X M W
F D D D D D D X M W
F D D D D D D D X M W

Unrolled SAXPY Performance/Utilization 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 F D X M W ldf X+4(r1) +f5
mulf f0,f1)+f2
mulf f0,f5)+f6
ldf Y(r1) +f3
ldf Y+4(r1)+f3
addf f6,f7)+f8
stf f4>z(r1)
stf f8>z+4(r1)
addi r1>8,r1
blt r1,r2.0

> Performance: 12 insn / 13 cycles = 0.92 IPC + Utilization: actual/peak IPC = 0.92 /1 = 92% edup: (2 \* 11 cycles) / 13 cycles = 1.69


- way superscalar pipeline
  Any two insns per cycle + split integer and FP pipelines
  Performance: 7 insns / 10 cycles = 0.70 IPC
  Utilization: actual/peak IPC = 0.70 / 2 = 35%

- For Loop: loop unrolling; No-For Loop: superblock(biased block), predication(no biased)

Loop unrolling: schedule 2+ iterations together, Fuse iterations, Schedule to reduce stalls, Schedule introduces ordering problems, rename registers.

Static code growth more I\$ misses (limits unrolling)

- Needs more registers to hold values (ISA limits this)
- Doesn't handle: non-loops, inter-iteration dependences



#### Cost:extra(annulled)instructions

#### ISA Support for Predication

- · IA-64: change branch 1 to set-predicate insn fspne
- Change insns 2 and 4 to predicated insns
  - . ldf.p performs ldf if predicate p1 is true stf.np performs stf if predicate p1 is false
- Tag overhead of 32KB cache with 1024 x 32B entries

- 32B blocks → 5-bit offset 1024 entries → 10-bit index
- 32-bit address  $\rightarrow$  32-bits (5-bit offset + 10-bit index) = 17-bit tag (17-bit tag + 1-bit valid) X 1024 entries = 18Kb tags = 2.2KB tags

## Classifying Misses: 3C Model (Hill)

- ClassifyIng PinSSES: 3C PMODEI (FIII)
  Divide cache misses into three categories
   Compulsory (cold): neer seen this address before
   Would miss even in Infiline scale
   Repairly: miss caused because cache is to small
   Would miss even in fully associative ache
   Would miss even in fully associative ache
   Would miss even in fully associative ache
   Would misses even in fully associative ache
   All the properties of the properties of the properties
   All the properties of the

## If-conversion: replacing control with predication

- + Good if branch is unpredictable (save
- mis-prediction) - But more instructions fetched and "executed"

Benefit:predication avoids branches Thus avoiding mis-predictions Also reduces pressure on predictor table (few branches to track)

#### Scheduling: Compiler or Hardware

- Compiler
  Large scheduling scope (full program)
   Simple hardware → fast clock, short pipeline, and low power
   Low branch prediction accuracy (profiling?)
   Little information on memory dependences (profiling?)
   Can't dynamically respond to cache misses (or anything really)
   Hard to speculate, recover from mis-speculation (fulw support?)
- Hardware Finite buffering resources fundamentally limit scheduling scope
- Scheduling machinery adds pipeline stages and consumes power High branch prediction accuracy Dynamic information about memory dependences
- + Can respond to cache misses + Easy to speculate and recover from mis-speculation

## Tag|index|offset

Victim Buffer: On miss, check VB; hit? Place block back in I\$/D\$. Shared among all sets.%miss no change, increase latencymiss. Lockup free: allows other accesses while miss is pending.

Software Restructuring: Capacity misses. Prefetching: put blocks in cache proactively/speculatively.

Option #1: Write-through: immediately

- · On hit, update cache
- · Immediately send the write to the next level
- Option #2: Write-back: when block is replaced
- Requires additional "dirty" bit per block
- · Replace clean block: no extra traffic
- · Replace dirty block: extra "writeback" of block
- + Writeback-buffer (WBB): keep it off critical path
- 1. Send "fill" request to next-level
- 2. While waiting, write dirty block to buffer
- 3. When new blocks arrives, put it into cache

## Write Propagation Comparison

- Write-through
   Requires additional bus bandwidth · Consider repeated write hits
  - Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache + No need to handle "writeback" operations
- Simplifies miss handling (no write-back buffer
- . Sometimes used for L1 caches (for example, by IBM)

# Write-back + Key advantage: uses less bandwidth

- Reverse of other pros/cons above
   Used by Intel and AMD
- 2nd-level and beyond are generally write-back caches

4 Write buffer contents to next-level Write miss:address not in cache. Write-no-allocate: the write op goes directly to MM without affecting the cache. Good idea if the data not immed used.

Write-allocate: update MM and cache. Good idea if data needed again soon.

#### Write Miss Handling

#### How is a write miss handled? Write-allocate: fill block from next level, then write it + Decreases read misses (next read to block will hit) - Requires additional bandwidth Write-non-allocate: jus write to next level, no allocate Potentially more read misses · Use with write-through

- · Reference stream: all loads

**Parameters** 

- What is taygos without an L2? t<sub>missD\$</sub> =
- $\begin{array}{l} \bullet \ \ \, t_{misOS} = t_{hisM} \\ \bullet \ \ \, t_{wejOS} = t_{hisCH} + \%_{misOS} ^* t_{hisM} = 1ns + (0.05 ^* 50ns) = 3.5ns \\ \mbox{What is } t_{avgDS} \ \, with an L2? \\ \bullet \ \ \, t_{misOS} = t_{busD} t_{busD} t_{busD} \\ \bullet \ \ \, t_{avgDS} = t_{hisDS} + \%_{misOS} ^* t_{hisM} = 10ns + (0.2 ^* 50ns) = 20ns \\ \bullet \ \ \, t_{segOS} = t_{hisDS} + \%_{misOS} ^* t_{avgDS} = 1ns + (0.05 ^* 20ns) = 2ns \end{array}$

Non-shared: check its own history pattern. Shared: Merge the history pattern.



In the table below, columns labeled P show the value of a 1-bit predictor shared by B1 and B2. Columns labeled B1 and B2 show the actions of the branches (each alternating

taken/not taken). Time increases to the right. T stands for taken, NT for not taken. The predictor is initialized to NT.

	P	B1	P	B2	P	B1	P	B2	P	B1	P	B2	P	B1	P	B2
	NT	T	T	NT	NT	NT	NT	T	T	T	T	NT	NT	NT	NT	Т
Correct?		no		no	141	yes		no		yes	9	no		yes	and the state of	No
Bocauco a c	ingle	prodic	tor is	char	ad nr	odictio	an acc	uracı	imnr	ovoc t	rom I	39/ to	E00/			

the part of the control of the contr

	P	B1	P	B2												
	NT	T	T	NT	NT	T	Т	NT	NT	Т	T	NT	NT	Т	T	NT
Correct?		no		no												

If each had a 1-bit predictor, each would be correctly predicted after the initial startup transient. Because a single predictor is shared, accuracy is 0%.


Arithmetic Mean: For units that are proportional to time (e.g., latency). Harmonic Mean: For units that are inversely proportional to time (e.g.,

throughput). Geometric Mean: For unitless quantities (e.g., speedup ratios).




+ Block Size: ↓cold misses ©

Read-after-write (RAW), Write-after-read (WAR), Write-after-write (WAW) Register Renaming Algorithm: Rename the output, Once all older instructions have committed, free register.



- · ROB entry holds all info for recover/commit · Logical register names
- · Physical register names · Instruction types



Instruction	Disp	Issue	WB	Commit
ld [p1] → p2	1	2	5	6
add p2, p3 $\rightarrow$ p4	1	5	6	7
xor p4, p5 → p6	2	6	7	8
ld [p7] → p8	2	3	6	8

Cycle 8:

xor and ld can commit (2-wide: can do both at once)

Dynamically Scheduling Memory Ops, Options for hardware:

- Holdloadsuntilallpriorstoresexecute(conservative)
- Execute loads as soon as possible, detect violations (aggressive)
- · When a store executes, it checks if any later loads executed too early (to same address). If so, flush pipeline
- Learn violations over time, selectively reorder (predictive)

Store→Load Forwarding: • Get value from executed (but not comitted) store to load Load Scheduling: • Determine when load can execute with regard to older

Store Queue: handles forwarding. Load Queue: detects ordering violations. Both together • Allows aggressive load scheduling

Window Size: Constrained by physical registers(#preg). Constrained by issue queue. Constrained by load+store queues.

CGMT: + Sacrifices little single thread performance (of 1 thread) - Tolerates only long latencies (e.g., L2 misses)

FGMT: - Sacrifices significant single thread performance + Tolerates latencies (e.g., L2 misses, mispredicted

Page fault: PTE not in TLB or page table

- 32-bit machine → 32-bit VA → 4GB virtual memory (2<sup>32</sup>=4G) 4GB virtual memory / 4KB page size → 1M VPs
- Each VP needs a PTE: 1M VPs → 1M PTEs 1M PTEs \* 4B-per-PTE → 4MB



mov r1->r2 ld r1,0(&lock) st r2,0(&lock)

(value of r1 is 1) A0: swap r1,0(&lock) A1: bnez r1.A0


Solution: test-and-test-and-set locks New acquire sequence
A0: ld r1,0(&lock)
A1: bnez r1,A0
A2: addi r1,1,r1
A3: swap r1,0(&lock)
A4: bnez r1,A0

Processors can spin on a busy lock locally (in their own cache) + Less unnecessary interconnect traffic.

Queue lock: Each waiting processor spins on a different location (a queue)

- + Greatly reduced network traffic (no mad rush for the lock)
- + Fairness (lock acquired in FIFO order)
- Higher overhead in case of no contention (more instructions)
- Poor performance if one thread gets swapped out

Coarse-grain locks: correct, but slow. Fine-grain locks: parallel, but difficult.





Directories: non-broadcast coherence protocol

Processor sends coherence event to home directory

- Home directory only sends events to processors that care
- Bus-based snooping: all processors see all requests in same order

MSI Directory Protocol

- Ordering automatic
   Point-to-point network: requests may arrive in different orders
  - · Directory has to enforce ordering explicitly · Cannot initiate actions on request B.
  - ...until all relevant processors complete actions on request A
  - · Requires directory to collect acks, queue requests, etc.