
## CSE 560 Computer Systems Architecture

Hardware Multithreading

## This Unit: Multithreading (MT)



**Gates & Transistors** 

- Why multithreading (MT)?
  - · Utilization vs. performance
- Three implementations
- · Coarse-grained MT
- · Fine-grained MT
- Simultaneous MT (SMT)

## Performance And Utilization

- Performance (IPC) important
- Utilization (actual IPC / peak IPC) important too
- $\bullet~$  Even moderate superscalars (e.g., 4-way) not fully utilized
  - Average sustained IPC:  $1.5-2 \rightarrow < 50\%$  utilization
    - · Mis-predicted branches
    - · Cache misses, especially L2
    - · Data dependences


#### • Multi-threading (MT)

- Improve utilization by multi-plexing multiple threads on single CPU
- One thread cannot fully utilize CPU? Maybe 2, 4 (or 100) can

## Simple Multithreading

· Time evolution of issue slot


· 4-issue processor




.

## Simple Multithreading

- Time evolution of issue slot
  - 4-issue processor





- Where does it find a thread? Same problem as multi-core
  - Same shared-memory abstraction

## Latency vs Throughput

#### MT trades (single-thread) latency for throughput

- Sharing processor degrades latency of individual threads
- + But improves aggregate latency of both threads
- + Improves utilization
- Example
  - Thread A: individual latency=10s, latency with thread B=15s
  - Thread B: individual latency=20s, latency with thread A=25s
- Sequential latency (first A then B or vice versa): 30s
- Parallel latency (A and B simultaneously): 25s
- MT slows each thread by 5s
- + But improves total latency by 5s

#### · Different workloads have different parallelism

- SpecFP has lots of ILP (can use an 8-wide machine)
- Server workloads have TLP (can use multiple threads)

6

#### MT Implementations: Similarities

- How do multiple threads share a single processor?
  - Different sharing mechanisms for different kinds of structures
  - · Depend on what kind of state structure stores
- No state: ALUs
- · Dynamically shared
- Persistent hard state (aka "context"): PC, registers
- Replicated
- · Persistent soft state: caches, bpred
  - Dynamically partitioned (like multi-program uni-processor)
    - TLBs need thread ids, caches/bpred tables don't
  - Exception: ordered "soft" state (BHR, RAS) is replicated
- Transient state: pipeline latches, ROB, RS
  - Partitioned ... somehow

#### MT Implementations: Differences

- Main question: thread scheduling policy
  - · When to switch from one thread to another?
  - Related question: pipeline partitioning
  - · How exactly do threads share the pipeline itself?
- Depends on
  - What kind of latencies (specifically, length) you want to
  - How much single thread performance you are willing to sacrifice
- Three designs
  - 1. Coarse-grain multithreading (CGMT)
  - 2. Fine-grain multithreading (FGMT)
  - 3. Simultaneous multithreading (SMT)

# The Standard Multithreading Picture

· Time evolution of issue slots

Color = thread






**FGMT** 






Coarse-Grain Multithreading (CGMT)


- + Sacrifices little single thread performance (of 1 thread)
- Tolerates only long latencies (e.g., L2 misses)
- · Thread scheduling policy
  - Designate a "preferred" thread (e.g., thread A)
  - · Switch to thread B on thread A L2 miss
  - Switch back to A when A L2 miss returns
- · Pipeline partitioning
  - · None, flush on switch
  - Can't tolerate latencies shorter than 2x pipeline depth
  - · Need short in-order pipeline for good performance
- · Example: IBM Northstar/Pulsar





#### Fine-Grain Multithreading (FGMT)


- Sacrifices *significant* single thread performance
- Tolerates latencies (e.g., L2 misses, mispredicted branches, etc.)
- Thread scheduling policy
  - Switch threads every cycle (round-robin), L2 miss or no
- Pipeline partitioning
  - · Dynamic, no flushing
  - · Length of pipeline doesn't matter so much
- Need a lot of threads
- Extreme example: Denelcor HEP
  - So many threads (100+), it didn't even need caches
  - Failed commercially (or so we thought!)
- Not popular today
  - Many threads → many register files
  - One commercial example is Cray Urika (with historical ties to Denelcor HEP, Burton Smith architected both)














#### Multithreading Issues

Shared soft state (caches, branch predictors, TLBs, etc.)

Key example: cache interference

- · General concern for all MT variants
- · Can the working sets of multiple threads fit in the caches?
- Shared memory threads help: Single Program Multiple Data (SPMD)
  - + Same insns  $\rightarrow$  share I\$
  - + Shared data  $\rightarrow$  less D\$ contention
  - · MT is good for workloads with shared insn/data
- To keep miss rates low, SMT might need a larger L2 (which is OK)
  - Out-of-order tolerates L1 misses

Large physical register file (and map table)

- physical registers = (**#threads** x #arch-regs) + #in-flight insns
- map table entries = (#threads x #arch-regs)

19

#### Subtleties Of Sharing Soft State

What needs a thread ID?

- Caches
- TLBs
- · BTB (branch target buffer)
- BHT (branch history table)

20

## Necessity Of Sharing Soft State

Caches are shared naturally...

Physically-tagged: address translation distinguishes different threads

TLBs need explicit thread IDs to be shared

- Virtually-tagged: entries of different threads indistinguishable
- Thread IDs are only a few bits: enough to identify on-chip contacts

---

### Costs Of Sharing Soft State

BTB: Thread IDs make sense

- entries are already large, a few extra bits / entry won't matter
- $\bullet \ \ \text{Different thread's target prediction} \to \text{definite mis-prediction}$

BHT: make less sense

- · entries are small, a few extra bits / entry is huge overhead
- Different thread's direction prediction  $\rightarrow$  possible mis-prediction

Ordered soft-state should be replicated

- Examples: Branch History Register (BHR\*), Return Address Stack (RAS)
- Otherwise they become meaningless... Fortunately, it is typically small

22

#### Multithreading vs. Multicore

If you wanted to run multiple threads would you build a...

- A multicore: multiple separate pipelines?
- A multithreaded processor: a single larger pipeline?

Both will get you throughput on multiple threads

- Multicore core will be simpler, possibly faster clock
- $\bullet~$  SMT will get you better performance (IPC) on a single thread
  - $\bullet\,$  SMT is basically an ILP engine that converts TLP to ILP
  - Multicore is mainly a TLP (thread-level parallelism) engine

#### Do both

- Sun's Niagara (UltraSPARC T1)
- 8 processors, each with 4-threads (non-SMT threading)
- 1GHz clock, in-order, short pipeline (6 stages or so)
- Designed for power-efficient "throughput computing"

Multithreading Summary

- Latency vs. throughput
- · Partitioning different processor resources
- Three multithreading variants
  - Coarse-grain: no single-thread degradation, but long latencies only
  - Fine-grain: other end of the trade-off
  - Simultaneous: fine-grain with out-of-order
- Multithreading vs. chip multiprocessing

27