
CSE 560 Computer Systems Architecture

Cache



Programs 101

C Code int sum(int x, int y)

int t = x+y;
return t;

Generated IA32 Assembly

push1 %ebp
mov1 %esp,%ebp
mov1 12(%ebp),%eax
add1 8(%ebp),%eax

High-level behavior: Instructions that read from/write to memory...

- Read data from memory (put in registers)
- Manipulate it
- Store it back to memory

The Need for Speed

CPU Pipeline

The Need for Speed

CPU Pipeline



Instruction speeds:

- add, sub, shift: 1 cycle
- mult: 3 cycles
- load/store: 100 cycles off-chip 50(-70)ns

2(-3) GHz processor \rightarrow 0.5 ns clock

The Need for Speed

CPU Pipeline



