Programming With Locks Is Tricky

- Multicore processors are the way of the foreseeable future
 - thread-level parallelism anointed as parallelism model of choice
 - · Just one problem...
- · Writing lock-based multi-threaded programs is tricky!
- · More precisely:
 - Writing programs that are correct is "easy" (not really)
 - Writing programs that are highly parallel is "easy" (not really)
 - Writing programs that are both correct and parallel is difficult
 - · And that's the whole point, unfortunately
 - Selecting the "right" kind of lock for performance
 - Spin lock, queue lock, ticket lock, read/writer lock, etc.
 - · Locking granularity issues

30

Goldibear and the 3 Locks

- · Coarse-grain locks: correct, but slow
 - · one lock for entire database
 - + Easy to make correct: no chance for unintended interference
 - Limits parallelism: no two critical sections can proceed in parallel
- Fine-grain locks: parallel, but difficult
 - · multiple locks, one per record
 - + Fast: critical sections (to different records) can proceed in parallel
 - Difficult to make correct: easy to make mistakes
- Multiple locks: just right? (sorry, no fairytale ending)
 - acct-to-acct transfer: must acquire both id_from, id_to locks
 - Simultaneous transfers 241 \rightarrow 37 and 37 \rightarrow 241
 - Deadlock: circular wait for shared resources
 - · Solution: Always acquire multiple locks in same order
 - · Just another thing to keep in mind when programming

31

More Lock Madness

- What if...
 - Some actions (e.g., deposits, transfers) require 1 or 2 locks...
 - ...and others (e.g., prepare statements) require all of them?
 - · Can these proceed in parallel?
- What if...
 - There are locks for global variables (e.g., operation id counter)?
 - · When should operations grab this lock?
- What if... what if... what if...

Lock-based programming is difficult...
...wait, it gets worse

3

And To Make It Worse...

- · Acquiring locks is expensive...
 - By definition requires a slow atomic instructions
 - · Specifically, acquiring write permissions to the lock
 - · Ordering constraints (see soon) make it even slower
- ...and 99% of the time un-necessary
 - · Most concurrent actions don't actually share data
 - You paying to acquire the lock(s) for no reason
- Fixing these problem is an area of active research
 - One proposed solution "Transactional Memory"

33

Research: Transactional Memory (TM)

Transactional Memory

- + Programming simplicity of coarse-grain locks
- + Higher concurrency (parallelism) of fine-grain locks
 - · Critical sections only serialized if data is actually shared
- + No lock acquisition overhead
- Hottest thing since sliced bread (or was a few years ago)
- No fewer than eight research projects:
 - Brown, Stanford, MIT, Wisconsin, Texas, Rochester, Intel. Penn

Transactional Memory: The Big Idea

- Big idea I: no locks, just shared data
 - "Look ma, no locks"
- Big idea II: optimistic (speculative) concurrency
 - · Execute critical section speculatively, abort on conflicts
 - Better to beg for forgiveness than to ask for permission
- Read set: set of shared addresses critical section reads
- Example: accts[37].bal, accts[241].bal
- Write set: set of shared addresses critical section writes
 - Example: accts[37].bal, accts[241].bal

34

35

Transactional Memory: Begin

begin_transaction

- · Take a local register checkpoint
- · Begin locally tracking read set (remember addresses you read)
 - · See if anyone else is trying to write it
- Locally buffer all of your writes (invisible to other processors)
- + Local actions only: no lock acquire

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();
```

Transactional Memory: End

end_transaction

- Check read set: is data you read still valid (i.e., no writes to any)
- Yes? Commit transactions: commit writes
- · No? Abort transaction: restore checkpoint

```
struct acct_t { int bal; };
shared struct acct_t accts[MAX_ACCT];
int id_from,id_to,amt;

begin_transaction();
if (accts[id_from].bal >= amt) {
    accts[id_from].bal -= amt;
    accts[id_to].bal += amt; }
end_transaction();
```


37

Roadmap Checkpoint



- Thread-level parallelism (TLP)
- · Shared memory model
- Multiplexed uniprocessor
- · Hardware multihreading
- Multiprocessing
- Synchronization
 - Lock implementation
 - Locking gotchas
- · Cache coherence
 - Bus-based protocols
 - Directory protocols
- · Memory consistency models

Recall: Simplest Multiprocessor




- What if we don't want to share the L1 caches?
 - Bandwidth and latency issue
- Solution: use per-processor ("private") caches
 - Coordinate them with a Cache Coherence Protocol

39

Shared-Memory Multiprocessors

Conceptual model


- The shared-memory abstraction
- Familiar and feels natural to programmers
- · Life would be easy if systems actually looked like this...




Shared-Memory Multiprocessors


...but systems actually look more like this


- Processors have caches
- · Memory may be physically distributed
- Arbitrary interconnect




41














What To Do? No caches? Slow Make shared data uncachable? Faster, but still too slow Entire accts database is technically "shared" Flush all other caches on writes to shared data? May as well not have caches Hardware cache coherence Rough goal: all caches have same data at all times Minimal flushing, maximum caching → best performance











MSI Protocol (Write-Back Cache) CPU0 CPU1 Mem Processor 0 Processor 1 500 0: addi rl,accts,r3 1: ld 0(r3),r4 500 2: blt r4,r2,done 3: sub r4.r2.r4 4: st r4,0(r3) 0: addi rl,accts,r3 ld 0(r3),r4 :400 400 2: blt r4,r2,done 3: sub r4,r2,r4 4: st r4,0(r3) M:300 400 1d by processor 1 generates a "other load miss" event (LdMiss) Processor 0 responds by sending its dirty copy, transitioning to $\boldsymbol{\mathsf{S}}$ st by processor 1 generates a "other store miss" event (StMiss) Processor 0 responds by transitioning to I

Cache Coherence and Cache Misses Coherence introduces two new kinds of cache misses Upgrade miss On stores to read-only blocks Delay to acquire write permission to read-only block Coherence miss Miss to a block evicted by another processor's requests Making the cache larger... Doesn't reduce these type of misses As cache grows large, these sorts of misses dominate False sharing Two or more processors sharing parts of the same block But not the same bytes within that block (no actual sharing) Creates pathological "ping-pong" behavior Careful data placement may help, but is difficult

