CSE 560 Computer Systems Architecture


Multicores (Shared Memory Multiprocessors)

Multiplying Performance

- · A single processor can only be so fast
 - · Limited clock frequency
 - · Limited instruction-level parallelism
 - · Limited cache hierarchy
- · What if we need even more computing power?
 - Use multiple processors!
 - · But how?
- High-end example: Sun Ultra Enterprise 25k
 - 72 UltraSPARC IV+ processors, 1.5GHz
 - 1024 GBs of memory
 - · Niche: large database servers
 - \$\$\$



Multicore: Mainstream Multiprocessors



Why multicore? What else would you do with 1 billion transistors?

Multicore chips

IBM Power5

- Two 2+GHz PowerPC cores
- Shared 1.5 MB L2, L3 tags
- AMD Quad Phenom
- Four 2+ GHz cores
- Per-core 512KB L2 cache
- Shared 2MB L3 cache
- Intel Core i7 Quad
 - Four cores, private L2sShared 6 MB L3

Sun Niagara

- 8 cores, each 4-way threaded
- Shared 2MB L2, shared FP
- · For servers, not desktop

Application Domains for Multiprocessors

- · Scientific computing/supercomputing
 - · Examples: weather simulation, aerodynamics, protein folding
 - · Large grids, integrating changes over time
 - · Each processor computes for a part of the grid
- · Server workloads
 - · Example: airline reservation database
 - · Many concurrent updates, searches, lookups, queries
 - Processors handle different requests
- Media workloads
 - Processors compress/decompress different parts of image/frames
- Desktop workloads...
- Gaming workloads...

But software must be written to expose parallelism

This Unit: Shared Memory Multiprocessors



- Thread-level parallelism (TLP)
- Shared memory model
 - Multiplexed uniprocessor
 - · Hardware multihreading
 - Multiprocessing
- Synchronization
 - Lock implementation
 - · Locking gotchas
- Cache coherence
 - Bus-based protocols
 - Directory protocols
- · Memory consistency models

Identifying Parallelism

Can we do these in parallel?

,


```
struct acct_t { int bal; };

shared struct acct_t accts[MAX_ACCT];

int id, amt;

if (accts[id].bal >= amt)
{


    accts[id].bal -= amt;
}


Example of Thread-level parallelism (TLP)

    Collection of asynchronous tasks: not started and stopped together
    Data shared 'loosely' (sometimes yes, mostly no), dynamically

Example: database/web server (each query is a thread)
    accts is shared, can't register allocate even if it were scalar
    id and amt are private variables, register allocated to r1, r2

Running example
```






First, Uniprocessor Concurrency

- Software "thread"
 - · Independent flow of execution
 - · Context state: PC, registers
 - Threads generally share the same memory space
 - "Process" like a thread, but different memory space
 - Java has thread support built in, C/C++ supports P-threads library
- Generally, system software (the OS) manages threads
 - "Thread scheduling", "context switching"
 - All threads share the one processor
 - Hardware timer interrupt occasionally triggers O.S.
 - Quickly swapping threads gives illusion of concurrent execution
 - Much more in an operating systems course

Multithreaded Programming Model

- Programmer explicitly creates multiple threads
- All loads & stores to a single shared memory space
 - Each thread has a private stack frame for local variables
- A "thread switch" can occur at any time
 - Pre-emptive multithreading by OS
- · Common uses:
 - Handling user interaction (GUI programming)
 - Handling I/O latency (send network message, wait for response)
 - · Expressing parallel work via Thread-Level Parallelism (TLP)

12



- · Instead of replicating just register file & PC
- Exception: share caches (we'll address this bottleneck later)
- Same "shared memory" or "multithreaded" model
 - · Loads and stores from two processors are interleaved
- · Advantages/disadvantages over hardware multithreading?

Shared Memory Implementations

- Multiplexed uniprocessor
 - Runtime system and/or OS occasionally pre-empt & swap threads
 - Interleaved, but no parallelism
- Hardware multithreading (previous unit)
 - Tolerate pipeline latencies, higher efficiency
 - Same interleaved shared-memory model
- Multiprocessing
 - Multiply execution resources, higher peak performance
 - · Same interleaved shared-memory model
 - · Foreshadowing: allow private caches, further disentangle
- All support the shared memory programming model

Shared Memory Issues


- Three in particular, not unrelated to each other
- Synchronization
 - · How to regulate access to shared data?
 - How to implement critical sections?
- · Cache coherence
 - How to make writes to one cache "show up" in others?
- · Memory consistency model
 - How to keep programmer sane & let hw optimize?
 - · How to reconcile shared memory with store buffers?


App App App System software I/O

- Roadmap Checkpoint
 - Thread-level parallelism (TLP) Shared memory model
 - · Multiplexed uniprocessor
 - · Hardware multihreading
 - Multiprocessing
 - Synchronization
 - · Lock implementation
 - · Locking gotchas
 - · Cache coherence
 - · Bus-based protocols
 - · Directory protocols
 - · Memory consistency models


A **Problem** Execution Thread 0 Thread 1 Mem 0: addi r1,accts,r3 500 1: ld 0(r3),r4 + 2: blt r4,r2,done 3: sub r4,r2,r4 <<< Interrupt >>> 0: addi r1,accts,r3 1: ld 0(r3),r4 2: blt r4,r2,done 3: sub r4,r2,r4 4: st r4,0(r3) 400 4: st r4,0(r3) · Problem: wrong account balance! Why? · Solution: synchronize access to account balance


Synchronization: Synchronization: a key issue for shared memory Regulate access to shared data (mutual exclusion) Low-level primitive: lock (higher-level: "semaphore" or "mutex") • Operations: acquire(lock) and release(lock) Region between acquire and release is a critical section Must interleave acquire and release • Interfering acquire will block Another option: Barrier synchronization · Blocks until all threads reach barrier, used at end of "parallel_for" struct acct_t { int bal; }; shared struct acct_t accts[MAX_ACCT]; shared int lock; int id, amt; critical section acquire(lock): if (accts[id].bal >= amt) { accts[id].bal -= amt; } release(lock);






Strawman Lock (Incorrect) Thread 0 A0: ld 0(&lock),r6 Thread 1 Mem Al: bnez r6,#A0 A2: addi r6,1,r6 Al: bnez r6,#A0 A3: st r6.0(&lock) A2: addi r6,1,r6 CRITICAL_SECTION CRITICAL_SECTION · Spin lock makes intuitive sense, but doesn't actually work • Loads/stores of two acquire sequences can be interleaved · Lock acquire sequence also not atomic · Same problem as before! • Note, release is trivially atomic







RISC Test-And-Set

- swap: a load and store in one insn is not very "RISC"
 - Broken up into micro-ops, but then how is it made atomic?
- 11/sc: load-locked / store-conditional
 - Atomic load/store pair

```
11 r1,0(&lock)
// potentially other insns
sc r2,0(&lock)
```

- On 11, processor remembers address...
 - · ...And looks for writes by other processors
 - \bullet If write is detected, next ${\tt sc}$ to same address is annulled
 - Sets failure condition

Lock Correctness

Thread 0 Thread 1

A0: swap r1,0(&lock)

A1: bnez r1,#A0 A0: swap r1,0(&lock)

CRITICAL_SECTION A1: bnez r1,#A0

A0: swap r1,0(&lock)

A1: bnez r1,#A0

- + Lock actually works...
 - Thread 1 keeps spinning
- · Sometimes called a "test-and-set lock"
 - Named after the common "test-and-set" atomic instruction

26

"Test-and-Set" Lock Performance

- ...but performs poorly
- Consider 3 processors rather than 2
- P2 (not shown) has the lock and is in the critical section
- But what are P0 and P1 doing in the meantime?
 - Loops of swap, each of which includes a st
 - Repeated stores by multiple processors costly (more in a bit)
 - Generating a ton of useless interconnect traffic

27

Test-and-Test-and-Set Locks

Solution: test-and-test-and-set locks

New acquire sequenceA0: ld r1,0(&lock)A1: bnez r1,A0

A2: addi r1,1,r1 A3: swap r1,0(&lock) A4: bnez r1,A0

- Within each loop iteration, before doing a swap
 - Spin doing a simple test (1d) to see if lock value has changed
 - Only do a swap (st) if lock is actually free
- · Processors can spin on a busy lock locally (in their own cache)
 - + Less unnecessary interconnect traffic
- Note: test-and-test-and-set is *not* a new instruction!
 - Just different software

28

Queue Locks

- Test-and-test-and-set locks can still perform poorly
 - If lock is contended for by many processors
 - Lock release by one processor, creates "free-for-all" by others
- Interconnect gets swamped with t&s requests
- Software queue lock
 - Each waiting processor spins on a different location (a queue)
 - When lock is released by one processor...
 - Only the next processors sees its location go "unlocked"
 - Others continue spinning locally, unaware lock was released
 - $\bullet\;$ Effectively, passes lock from one processor to the next, in order
 - + Greatly reduced network traffic (no mad rush for the lock)
 - + Fairness (lock acquired in FIFO order)
 - Higher overhead in case of no contention (more instructions)
 - Poor performance if one thread gets swapped out

29