# Classifying Misses: 3C Model (Hill)

- Divide cache misses into three categories
  - · Compulsory (cold): never seen this address before
    - · Would miss even in infinite cache
  - · Capacity: miss caused because cache is too small
    - · Would miss even in fully associative cache
    - Identify? Consecutive accesses to block separated by access to at least N other distinct blocks (N is number of entries in cache)
  - · Conflict: miss caused because cache associativity is too low
  - · Identify? All other misses
  - (Coherence): miss due to external invalidations
  - Only in shared memory multiprocessors (later)
- · Calculated by multiple simulations
  - Simulate infinite cache, fully-associative cache, normal cache
  - · Subtract to find each count

#### Miss Rate: ABC

- Why do we care about 3C miss model?
  - So that we know what to do to eliminate misses
  - If you don't have conflict misses, increasing associativity won't help
- Associativity
  - + Decreases conflict misses
  - Increases latency<sub>hit</sub>
- Block size
  - Increases conflict/capacity misses (fewer entries)
  - + Decreases compulsory/capacity misses (spatial locality)
  - No significant effect on latency<sub>hit</sub>
- Capacity
  - + Decreases capacity misses
  - Increases latency<sub>hit</sub>

# Reducing Conflict Misses: Victim Buffer

- · Conflict misses: not enough associativity
  - · High-associativity is expensive, but also rarely needed
    - 3 blocks mapping to same 2-way set and accessed (XYZ)+
- . Victim buffer (VB): small fully-associative cache
  - Sits on I\$/D\$ miss path
  - Small so very fast (e.g., 8 entries)
  - Blocks kicked out of I\$/D\$ placed in VB
  - On miss, check VB: hit? Place block back in I\$/D\$
  - 8 extra ways, shared among all sets
  - + Only a few sets will need it at any given time
  - + Very effective in practice
  - Does VB reduce %<sub>miss</sub> or latency<sub>miss</sub>?



# Overlapping Misses: Lockup Free Cache

- · Lockup free: allows other accesses while miss is pending
  - Consider: load [r1]→r2; load [r3]→r4; add r2,r4 →r5
  - Handle misses in parallel
    - "memory-level parallelism"
  - Makes sense for...
  - Processors that can go ahead despite D\$ miss (out-of-order)
  - Implementation: miss status holding register (MSHR)
    - Remember: miss address, chosen entry, requesting instruction
    - $\bullet\,$  When miss returns know where to put block, who to inform
  - Common scenario: "hit under miss"
    - Handle hits while miss is pending
    - Easy
  - Less common, but common enough: "miss under miss"
    - · A little trickier, but common anyway
    - Requires multiple MSHRs: search to avoid frame conflicts

# Software Restructuring: Data

- · Capacity misses: poor spatial or temporal locality
  - Several code restructuring techniques to improve both
  - Compiler must know that restructuring preserves semantics

#### Loop interchange: spatial locality

- Example: row-major matrix: x[i][j] followed by x[i][j+1]
- Poor code: x[i][j] followed by x[i+1][j]
  for (j = 0; j<NCOLS; j++)
   for (i = 0; i<NROWS; i++)
   sum += x[i][j]; // say</pre>
- Better code

```
for (i = 0; i<NROWS; i++)
  for (j = 0; j<NCOLS; j++)
    sum += X[i][j];</pre>
```

## Software Restructuring: Data


- Loop blocking: temporal locality
  - Poor code


```
for (k=0; k<NITERATIONS; k++)
  for (i=0; i<NELEMS; i++)
    sum += X[i]; // Say</pre>
```


- · Better code
  - Cut array into CACHE\_SIZE chunks
  - Run all phases on one chunk, proceed to next chunk for (i=0; i<NELEMS; i+=CACHE\_SIZE)</li>
     for (k=0: k<NITERATIONS: k++)</li>

```
for (k=0; k<NITERATIONS; k++)
for (ii=0; ii<i+CACHE_SIZE-1; ii++)
    sum += X[ii];</pre>
```

- Assumes you know CACHE\_SIZE, do you?
- · Loop fusion: similar, but for multiple consecutive loops







# Software Prefetching

- Use a special "prefetch" instruction
  - · Tells the hardware to bring in data, doesn't actually read it
  - · Just a hint
- Inserted by programmer or compiler Example:

for (i = 0; i<NROWS; i++)
 for (j = 0; j<NCOLS; j+=BLOCK\_SIZE) {
 \_\_builtin\_prefetch(&X[i][j]+BLOCK\_SIZE);
 for (jj=j; jj<j+BLOCK\_SIZE-1; jj++)
 sum += x[i][jj];
 }</pre>

- Multiple prefetches bring multiple blocks in parallel
  - Using lockup-free caches
  - "Memory-level" parallelism

### Hardware Prefetching

- · What to prefetch?
  - · Stride-based sequential prefetching
    - Can also do N blocks ahead to hide more latency
    - + Simple, works for sequential things: insns, array data
    - + Works better than doubling the block size
  - · Address-prediction
    - Needed for non-sequential data: lists, trees, etc.
    - Use a hardware table to detect strides, common patterns
- · When to prefetch?
  - On every reference?
  - On every miss?

# More Advanced Address Prediction

- "Next-block" prefetching is easy, what about other options?
- Correlating predictor
  - Large table stores (miss-addr → next-miss-addr) pairs
  - · On miss, access table to find out what will miss next
  - It's OK for this table to be large and slow
  - Content-directed or dependence-based prefetching
  - · Greedily chases pointers from fetched blocks
- Jump pointers
  - Augment data structure with prefetch pointers
- Make it easier to prefetch: cache-conscious layout/malloc
- · Lays lists out serially in memory, so they look like arrays
- · Active area of research

#### Write Issues

- · So far we have looked at reading from cache
  - · Instruction fetches, loads
- · What about writing into cache
  - Stores, not an issue for instruction caches (why they are simpler)
- · Several new issues
  - · Tag/data access
  - · Write-through vs. write-back
  - · Write-allocate vs. write-not-allocate
  - · Hiding write miss latency

# Tag/Data Access

- · Reads: read tag and data in parallel
  - Tag mis-match → data is garbage (OK, stall until good data arrives)
- Writes: read tag, write data in parallel?
  - Tag mis-match → clobbered data (oops)
  - · For associative caches, which way was written into?
- · Writes are a pipelined two step (multi-cycle) process
  - · Step 1: match tag
  - Step 2: write to matching way
  - Bypass (with address check) to avoid load stalls
  - · May introduce structural hazards

# Write Propagation

When to propagate new value to (lower level) memory?

- Option #1: Write-through: immediately
  - · On hit, update cache
  - Immediately send the write to the next level
- Option #2: Write-back: when block is replaced
  - Requires additional "dirty" bit per block
    - Replace clean block: no extra traffic
    - Replace dirty block: extra "writeback" of block
  - + Writeback-buffer (WBB): keep it off critical path
    - 1. Send "fill" request to next-level
    - 2. While waiting, write dirty block to buffer
    - 3. When new blocks arrives, put it into cache
    - 4. Write buffer contents to next-level



# Write Propagation Comparison

#### Write-through

- Requires additional bus bandwidth
  - · Consider repeated write hits
- Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache
- + No need to handle "writeback" operations
  - · Simplifies miss handling (no write-back buffer)
- Sometimes used for L1 caches (for example, by IBM)

#### Write-back


- + Key advantage: uses less bandwidth
- · Reverse of other pros/cons above
- · Used by Intel and AMD
- 2<sup>nd</sup>-level and beyond are generally write-back caches

# Write Miss Handling

# How is a write miss handled?

Write-allocate: fill block from next level, then write it

- Decreases read misses (next read to block will hit)Requires additional bandwidth
- Commonly used (especially with write-back caches)



# Write-non-allocate: just

- write to next level, no allocate
- Potentially more read misses
- + Uses less bandwidth
- Use with write-through

  write (miss)


  s

  write (hit)


  Next-level-5

  write propagated down

# **Memory Performance Equation**



- Access: read or write to M
- Hit: desired data found in M
- Miss: desired data not found in M
- · Must get from another (slower) component
- Fill: action of placing data in M
- %<sub>miss</sub> (miss-rate): #misses / #accesses
- t<sub>hit</sub>: time to read data from (write data to) M
  - t<sub>miss</sub>: time to read data into M
- · Performance metric
  - t<sub>avg</sub>: average access time
    - $t_{avg} = t_{hit} + \%_{miss} * t_{miss}$



# Performance Calculation with \$ Hierarchy

- Parameters
  - · Reference stream: all loads
  - D\$:  $t_{hit} = 1ns$ ,  $\%_{miss} = 5\%$
  - L2: t<sub>hit</sub> = 10ns, %<sub>miss</sub> = 20% (local miss rate)
- Main memory: t<sub>hit</sub> = 50ns
- What is t<sub>avgD\$</sub> without an L2?
  - t<sub>missD\$</sub> =
  - t<sub>avqD\$</sub> =
- What is t<sub>avgD\$</sub> with an L2?
  - $t_{missD\$} =$
  - $t_{avgL2} =$
  - t<sub>avgD\$</sub> =

# Performance Calculation with \$ Hierarchy

- Parameters
  - · Reference stream: all loads
  - D\$:  $t_{hit} = 1ns$ ,  $\%_{miss} = 5\%$
  - L2:  $t_{hit} = 10$ ns,  $\%_{miss} = 20\%$  (local miss rate)
  - Main memory:  $t_{hit} = 50 ns$
- What is  $t_{avgD\$}$  without an L2?
  - $t_{missD\$} = t_{hitM}$
  - $t_{avgD\$} = t_{hitD\$} + \%_{missD\$} * t_{hitM} = 1 ns + (0.05*50 ns) = 3.5 ns$
- What is t<sub>avgD\$</sub> with an L2?
  - $t_{missD\$} = t_{avgL2}$
  - $t_{avgL2} = t_{hitL2} + \%_{missL2} * t_{hitM} = 10ns + (0.2*50ns) = 20ns$
  - $t_{avgD\$} = t_{hitD\$} + t_{missD\$} t_{avgL2} = 1 ns + (0.05 t_{avgL3}) = 2 ns$

# Designing a Cache Hierarchy

- For any memory component:  $t_{hit}$  vs.  $\%_{miss}$  tradeoff
- Upper components (I\$, D\$) emphasize low thit
  - $\bullet \ \ \text{Frequent access} \to t_{\text{hit}} \ \text{important}$
  - $\bullet \ t_{\text{miss}} \text{ is not bad} \to \%_{\text{miss}} \text{ less important} \\$
  - Low capacity/associativity (to reduce t<sub>hit</sub>)
  - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to  $\%_{\rm miss}$ 
  - Infrequent access  $\rightarrow t_{hit}$  less important
  - $\bullet \ t_{\text{miss}} \text{ is bad} \to \%_{\text{miss}} \text{ important} \\$
  - High capacity/associativity/block size (to reduce %<sub>miss</sub>)

## Memory Hierarchy Parameters

Parameter	I\$/D\$	L2	L3	Main Memory
t <sub>hit</sub>	2ns	10ns	30ns	100ns
t <sub>miss</sub>	10ns	30ns	100ns	10ms (10M ns)
Capacity	8KB-64KB	256KB-8MB	2-16MB	1-4GBs
Block size	16B-64B	32B-128B	32B-256B	NA
Associativity	1-4	4–16	4-16	NA

- Some other design parameters
  - · Split vs. unified insns/data
  - · Inclusion vs. exclusion vs. nothing
  - On-chip, off-chip, or partially on-chip?

### Split vs. Unified Caches

Split 1\$/D\$: insns and data in different caches

- $\bullet \;\;$  To minimize structural hazards and  $t_{\text{hit}}$
- Larger unified I\$/D\$ would be slow, 2nd port even slower
- Optimize I\$ for wide output (superscalar), no writes

#### Unified L2, L3: insns and data together

- To minimize %<sub>miss</sub>
- + Fewer capacity misses: unused insn capacity used for data
- More conflict misses: insn/data conflicts
  - A much smaller effect in large caches
- Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
- Go even further: unify L2, L3 of multiple cores in a multi-core

# Hierarchy: Inclusion versus Exclusion

- Inclusion
  - A block in the L1 is always in the L2
  - Good for write-through L1s (why?)
- - Block is either in L1 or L2 (never both)
  - Good if L2 is small relative to L1
    - Example: AMD's Duron 64KB L1s, 64KB L2
- Non-inclusion
  - · No guarantees

# Summary

- Average access time of a memory component
- latency<sub>avg</sub> = latency<sub>hit</sub> + %<sub>miss</sub> \* latency<sub>miss</sub>
   low latency<sub>hit</sub> and %<sub>miss</sub> in one structure = hard → hierarchy
- Memory hierarchy
  - Cache (SRAM)  $\rightarrow$  memory (DRAM)  $\rightarrow$  swap (Disk)
  - $\bullet \;\; \text{Smaller, faster, more expensive} \to \text{bigger, slower, cheaper}$
- Cache ABCs (associativity, block size, capacity)
  - 3C miss model: compulsory, capacity, conflict
- Performance optimizations
  - %<sub>miss</sub>: prefetching
  - latency<sub>miss</sub>: victim buffer, critical-word-first, lockup-free design
- · Write issues
  - Write-back vs. write-through
  - write-allocate vs. write-no-allocate