


ESE 562_Project 3


Po Hsu Chen, 448031

System level architecture with component values (C, I_o, CLK, VREF, V_{COMP})

V_{dd} – V_{dc}(3V) – gnd



C = 11.5 p




C	I _o	CLK	V _{ref}	V _{CMP}
3p	130n A	V pulse 0 ~ 3V (3~0V)	1.5 V	1.5 V
		Pulse width 20u s		
		Period 40u s		


Amplifier Implementation

I chose the amplifier as the one in project 1.

1.




2.





Implementation


Current Source and Sink




CMOS Switch




Latched Comparator





V_reset:




V_x



V_{Dn} and Duty Cycle



Reset spike



Speed:

CLK is 0~3V and 3~0V

Pulse width 20u s

Period 40u s

Resolution:

Since there are 2410 data points in duty cycle.

$$\log_2 2410 = 11.2348174$$

=>The resolution is 11.2 bit.

Power Dissipation:

$$P = I \cdot V$$

$$P = 399 \mu A \cdot 3 V = 1.2 \text{ mWatt}$$