

# ESE 562\_Project 3 Po Hsu Chen, 448031

# System level architecture with component values (C, Io, CLK, VREF, VCMP)






С	lo	CLK	$ m V_{ref}$	$V_{CMP}$
3р	130n A	V pulse 0 ~ 3V (3~0V)	1.5 V	1.5 V
		Pulse width 20u s		
		Period 40u s		


# **Amplifier Implementation**

I chose the amplifier as the one in project 1.

1.




2.





# Implementation

## **Current Source and Sink**




## **CMOS Switch**







# **Latched Comparator**




# Output of the modulator and voltage Vx




#### V\_reset:





#### V\_Dn and Duty Cycle



# Speed:

CLK is 0~3V and 3~0V

Pulse width 20u s

Period 40u s

#### **Resolution:**

Since there are 2410 data points in duty cycle.

$$log_22410 = 11.2348174$$

=>The resolution is 11.2 bit.

## **Power Dissipation:**

P = I\*V

P = 399u A\* 3 V = 1.2m Watt