

# Computer Organization (2021-Fall)

## Final Project - Simple Processor

### Design Description

A processor executes operations specified in the form of instructions. In this project, a string of instructions will be given. Your job is to decode these instructions and execute.

- The following is the basic required instruction format: (similar to MIPS)

Type	Fields (32 bits)					
R-type	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)
I-type	opcode (6)	rs (5)	rt (5)	immediate (16)		

Register s(rs), Register t(rt) and Register d(rd) represent the address of registers. Since the instruction takes 5 bits to store the address, it means we have 32 registers, from r[0] to r[31]. Each register reserve 32 bits to store data, e.g. rs = 5'b00000 means one of operands is "r[0]". rt = 5'b00101 means one of operands is "r[5]", and so on. The register file [31:0] r[0:31] have been declared by TA in SP.v. **DO NOT** edit the name of register file, or TA's pattern would catch wrong results.

- The following is the required instruction set of this design:

Type	Function	Description	opcode	funct
R-type	and	$R[\$rd] \leftarrow R[\$rs] \& R[\$rt]$	0x00	0x00
	or	$R[\$rd] \leftarrow R[\$rs] \mid R[\$rt]$	0x00	0x01
	add	$R[\$rd] \leftarrow R[\$rs] + R[\$rt]$	0x00	0x02
	sub	$R[\$rd] \leftarrow R[\$rs] - R[\$rt]$	0x00	0x03
	slt	$R[\$rd] \leftarrow R[\$rs] < R[\$rt]$	0x00	0x04
	sll	$R[\$rd] \leftarrow R[\$rs] \ll \text{shamt}$	0x00	0x05
I-type	andi	$R[\$rt] \leftarrow R[\$rs] \& \text{ZE}(\text{imm})$	0x01	
	ori	$R[\$rt] \leftarrow R[\$rs] \mid \text{ZE}(\text{imm})$	0x02	
	addi	$R[\$rt] \leftarrow R[\$rs] + \text{SE}(\text{imm})$	0x03	
	subi	$R[\$rt] \leftarrow R[\$rs] - \text{SE}(\text{imm})$	0x04	
	lw	$R[\$rt] \leftarrow \text{Mem}(R[\$rs] + \text{SE}(\text{imm}))$	0x05	
	sw	$\text{Mem}(R[\$rs] + \text{SE}(\text{imm})) \leftarrow R[\$rt]$	0x06	

	beq	if( $R[\$rs] == R[\$rt]$ ) $PC \leftarrow PC + 4 + SE(\{imm, 00\})$	0x07	
	bne	if( $R[\$rs] != R[\$rt]$ ) $PC \leftarrow PC + 4 + SE(\{imm, 00\})$	0x08	

In the above table, SE or ZE mean doing sign extension or zero extension on the number. There will be a 4096 word \* 32 bits data memory in this project. You can access this memory according to the instruction.

The pattern also be used as instruction memory in this project. You should access pattern with inst\_addr (PC) to get next instruction. Be careful of the 4 bytes offset.

## Design Inputs and Outputs

■ The following are the definitions of input signals.

Input Signal	Connection	Bit Width	Description
clk	PATTERN	1	Positive edge trigger clock.
rst_n	PATTERN	1	Asynchronous active-low reset.
in_valid	PATTERN	1	High when <b>inst</b> is valid.
inst	PATTERN	32	Instruction given be pattern.
mem_dout	MEM	32	Data output from memory according to <b>mem_addr</b> .

■ The following are the definitions of output signals.

Output Signal	Connection	Bit Width	Description
out_valid	PATTERN	1	Pattern will give next Instruction according to <b>inst_addr</b> if <b>out_valid</b> is high.
inst_addr	PATTERN	32	Instruction address input. (PC)
mem_wen	MEM	1	When <b>WEN</b> is high, you can load data from memory. When <b>WEN</b> is low, you can write data into memory.
mem_addr	MEM	32	Data memory address input.
mem_din	MEM	32	Data memory data input

## Specification

---

1. Top module name: SP (Design file name: SP.v)
2. It is **asynchronous** and **active-low reset**. If you use synchronous reset in your design, you may fail to reset signals.
3. The reset signal (**rst\_n**) would be given only once at the beginning of simulation.
4. **inst\_addr**, **out\_valid** and **register file r** should be reset after the reset signal is asserted.
5. **out\_valid** should not be raised when **in\_valid** is high for non-pipeline design.
6. The **out\_valid** should be raised within 10 cycles after **in\_valid** raised.
7. Next instruction will be given in the next cycle after **out\_valid** is raised.
8. Pattern will check the **register file r result** and **inst\_addr** for each instruction at clock negative edge when **out\_valid** is high.
9. Pattern will check the final result of mem.v.
10. Released and demo pattern will not cause overflow.


## Additional specification for pipelined design

---

11. Use the same **instruction.txt** and **mem.txt** file as non-pipeline design.
12. Modify the pattern name in TESTBED.v to use pipeline version pattern.
13. No need to consider branch prediction. The correct **inst\_addr** should be given by design after **beq/bnq** instructions fetched.
14. No need to consider data hazards. data dependency or load-use will be separated by at least two instructions to avoid data hazards in pattern.
15. Once **out\_valid** raised, it should be kept high until simulation end.
16. Pattern will check the sequence **inst\_addr**.

## Block Diagram

---



## Non-pipeline

Msgs		
clk	St1	
rst_n	St1	
in_valid	St0	
out_valid	St0	
inst_addr	16	
inst	xxxxxx...	
mem_wen	St1	
mem_addr	011010...	
mem_dout	000000...	
mem_din	000000...	

1. Pipelined design : 10%

- Only 20% for 2<sup>nd</sup> demo.

- Please upload “SP studentID.v” or “SP studentID pipeline.v” (for pipelined

- Please upload “SP\_studentID.v” or “SP\_studentID\_pipeline.v” (for pipelined design) on New e3.
- Due Date: 23:59, Jan 21, 2022.  
(If you have a late submission by 1 to 7 days, you will only get 80% of the score.  
We DO NOT accept any late submission after 7 days after the deadline.)
- If the uploaded file violating the naming rule, you will get 5 deduct points on this project.