




Založení projektu:
















< Back

Cancel

?




Vivado Imple



✓ SYNTHESIS

Run Synthesis > Open Synthesized Design ✓ IMPLEMENTATION





Vivado ∨


Přidání testbenche:


✓ IMPLEMENTATION


Run Implementation


















Spuštění simulace:



Přidání připojení soubor .XCD

