

С	b	a	f(c,b,a)
1	1	1	0

### VHDL kód

```
-- Example of basic OR, AND, XOR gates.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
                        -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
______
-- Entity declaration for basic gates
entity gates is
   port(
       a_i : in std_logic;
                                  -- Data input
       b_i : in std_logic;
                                  -- Data input
       c_i
            : in std_logic;
                                   -- Data input
       f o : out std_logic;
                                   -- OR output function
       fnand_o: out std_logic;
                                   -- AND output function
       fnor_o : out std_logic
                                  -- XOR output function
   );
end entity gates;
-- Architecture body for basic gates
______
architecture dataflow of gates is
begin
   f_o \leftarrow ((not b_i) and a_i) or ((not c_i) and (not b_i));
   fnand_o <= not( not ((not b_i) and a_i) and not((not c_i) and (not b_i)));</pre>
   fnor_o <= (not(b_i or (not a_i))) or (not(c_i or b_i));</pre>
end architecture dataflow;
```

### obrázek




## link na EDA Playground

(https://www.edaplayground.com/x/jVpY)

## Distributive laws

```
-- Example of basic OR, AND, XOR gates.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
                        -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
______
-- Entity declaration for basic gates
______
entity gates is
   port(
                  : in std_logic;
       аi
       b_i
                   : in std_logic;
                    : in std_logic;
       сi
      f1 o
                   : out std_logic;
                   : out std_logic;
      f2_o
      f3_o
                    : out std_logic;
      f4_o
                   : out std_logic
   );
end entity gates;
______
-- Architecture body for basic gates
architecture dataflow of gates is
begin
   f1_o \leftarrow (a_i \text{ and } b_i) \text{ or } (a_i \text{ and } c_i);
   f2_o <= a_i and (b_i or c_i);</pre>
   f3_o \leftarrow (a_i \text{ or } b_i) \text{ and } (a_i \text{ or } c_i);
   f4_o <= a_i or (b_i and c_i);
end architecture dataflow;
```

### obrázek



# link na EDA Playground

(https://www.edaplayground.com/x/pPR8)