
Improve FIR



full - ss_tready


ss_tready = !latch_full

pe result latch , latch full <= 1

sm_tvalid &sm_tready & latch_full , latch full <= 0



next ss_tdata need to wait current sm_tvalid



full - ss_tready

have 2 depth fifo can pass next ss_tdata ready before current sm_tdata valid.

So, it can do that, change the next x input before the current y output.

```
wb_write(reg_fir_x_in, t);
for (uint8_t t = 1; t < N; t++) {
    temp = wb_read(reg_fir_y_out);
    wb_write(reg_fir_x_in, t);
    outputsignal[t - 1] = temp;
}</pre>
```

fifo: 2 depth

sm tdata



```
wb_write(reg_fir_x_in, t);
for (uint8_t t = 1; t < N; t++) {
    wb_write(reg_fir_x_in, t);
    temp = wb_read(reg_fir_y_out);
    outputsignal[t - 1] = temp;
}</pre>
```



Why it can reduce cycle?

| ss_tready | 1 | 0 | 0 | 1 |
|-----------|---|-------|---|---|
| sm_tvalid | 0 | 1 | 0 | 0 |

next x need wait y valid .

