
## **Improve FIR**



## full - ss\_tready

```
ss_tready = !latch_full


pe result latch , latch full <= 1

sm_tvalid &sm_tready & latch_full , latch full <= 0
```



next ss\_tdata need to wait current sm\_tvalid





## full - ss\_tready

have 2 depth fifo can pass next ss\_tdata ready before current sm\_tdata valid.

```
assign sm_tdata = sm_fifo_data;
    .WIDTH
                (pDATA_WIDTH),
    .DEPTH
   sm_fifo
                 (axis_clk),
                 (axis_rst_n),
   .rst_n
   .pre_full
                 (sm_full),
   .pre_empty
                 (sm_empty),
   .w_valid
                 (data_wr_en),
                 (sm_tready & sm_tvalid),
   .r_ready
                 (result),
   .data_in
    .data_out
                 (sm_fifo_data)
```

So, it can do that, change the next x input before the current y output.





## Why it can reduce cycle?

ss_tready	1	 0	0	1
sm_tvalid	0	 1	0	0

next x need wait y valid .

