{"payload":{"header_redesign_enabled":false,"results":[{"id":"423800496","archived":false,"color":"#555555","followers":1,"has_funding_file":false,"hl_name":"davidParraga/FPGA_UART_Module","hl_trunc_description":"Design for FPGA of a Universal Asynchronous Receiver Transmitter.","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":423800496,"name":"FPGA_UART_Module","owner_id":91485576,"owner_login":"davidParraga","updated_at":"2021-11-04T10:14:16.395Z","has_issues":true}},"sponsorable":false,"topics":["assembly","vhdl","testbench","xilinx-fpga","uart-protocol"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AdavidParraga%252FFPGA_UART_Module%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/davidParraga/FPGA_UART_Module/star":{"post":"JL6o9HiiL6dK1x1y7g-XEybiyweP_O_t90-VqW-G70RQqtPyF-e1pY5MS1KjwRBdwsvr-N_hYwUqIeEWujtrnQ"},"/davidParraga/FPGA_UART_Module/unstar":{"post":"Z4EmGkCR8AxW_-ocVJQlvKTmhkIuBnsPwBFG9k8bWQ-BMb96ehsYcJCn3wZHK5bnk3yNU8RJn03k075FkPQuRQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-ukWozXa6qTp38Hl4-0EEVD2ZjvX0qXFzo__4tlF-aA5O0uGDKnJkVyI-0l7x-RQBrsxQt6o1ueUsNIG8CJKFA"}}},"title":"Repository search results"}